## UNIT - I

## IC FABRICATION

IC classification - fundamental of monolithic IC technology - epitaxial growth - masking and etching - diffusion of impurities - Realisation of monolithic ICs and packaging - Fabrication of diodes - capacitance, resistance, FETs and PV cell.

## Part - A - 2Mark Questions

## 1. Define an Integrated circuit.

An integrated circuit(IC) is a miniature, low cost electronic circuit consisting of active and passive components fabricated together on a single crystal of silicon. The active components are transistors and diodes and passive components are resistors and capacitors.
2. Give the difference between monolithic and hybrid ICs.

| Monolithic IC's |  |
| :--- | :--- |
| Monolithic IC's are those in which transistors, <br> diodes, resistors are fabricated and <br> interconnected on the same chip. | Hybrid IC's are those in which elements are of <br> discrete form and others are connected on the <br> chip with discrete elements externally to those <br> formed on the chip. |

3. Classify IC. (Dec-14, 15) Or Classify ICs based on the manufacturing techniques. Nov/Dec 2019.

4. List the steps used for preparation of silicon wafer. Nov/Dec 2019.
$\rightarrow$ The silicon wafer process can be subdivided into number of sub processes as follows:
i. Slicing crystal Ingots
ii. Ingot trimming and grinding
iii. Ingot slicing
iv. Wafer etching
v. Wafer polishing
vi. Wafer cleaning
5. What is lithography? [May-17, 18]
$\rightarrow$ The process of photolithography makes it possible to produce microscopically small circuit and device pattern on Si wafer.
$\rightarrow$ Two processes are involved in photolithography namely,

* Making a photographic mask
* Photo etching
$\rightarrow$ The prime use of photolithography in IC manufacturing is to selectively etch or remove the $\mathrm{SiO}_{2}$ layer.

6. What are the advantages of integrated circuits over discrete circuits?(May - 06,15) (Dec 14, 16) or Name any two merits of ICs. Nov/Dec 2019.

## Advantages of integrated circuits:

$\rightarrow$ Miniaturization and hence increased equipment density.
$\rightarrow$ Cost reduction due to batch processing.
$\rightarrow$ Increased system reliability due to the elimination of soldered joints.
$\rightarrow$ Improved functional performance.
$\rightarrow$ Matched devices.
$\rightarrow$ Increased operating speeds. Reduction in power consumption
7. What are the differences between diffusion and ion implantation?

| Diffusion | Ion Implantation |
| :---: | :---: |
| $\rightarrow$ The process of introducing impurities into selected regions of a silicon wafer is called diffusion. <br> $\rightarrow$ The rate at which various impurities diffuse into the silicon will be of the order of $1 \mu \mathrm{~m} / \mathrm{hr}$ at the temperature range of $900^{\circ} \mathrm{C}$ to $1100^{\circ} \mathrm{C}$. Therefore, the impurity atoms have the tendency to move from regions of higher concentrations to lower concentrations. <br> $\rightarrow$ In diffusion process, temperature has to be controlled over a large area inside the oven. | $\rightarrow$ This is a process of introducing dopants into selected areas of the surface of the wafer by bombarding the surface with high-energy ions of the particular dopant. <br> $\rightarrow$ It is performed at low temperature. Therefore, previously diffused regions have a lesser tendency for lateral spreading. <br> $\rightarrow$ In ion implantation process, accelerating potential \& beam content are dielectrically controlled from outside. |

8. What is the purpose of oxidation process in IC Fabrication?
$\rightarrow$ The process of oxidation consists of growing a thin film of silicon dioxide on the surface of the silicon wafer.
$\rightarrow$ Silicon dioxide plays an important role in shielding of the surface so that dopant atoms, by diffusion or ion implantation, may be driven into other selected regions.
$\rightarrow \mathrm{SiO}_{2}$ is an extremely hard protective coating \& is unaffected by almost all reagents except by hydrochloric acid. Thus it stands against any contamination.
9. What is meant by ion implantation? Why is it preferred over diffusion process? (May - 06, 14, 15) (Dec - 12)
$\rightarrow$ This is a process of introducing dopants into selected areas of the surface of the wafer by bombarding the surface with high-energy ions of the particular dopant.
$\rightarrow$ It is performed at low temperature. Therefore, previously diffused regions have a lesser tendency for lateral spreading.
$\rightarrow$ The ion implantation process is preferred over diffusion because of the following reasons:
i. The degree of uniformity is maintained same from wafer to wafer.
ii. The layer can be formed anywhere within substrate.
iii. The lateral spread is very small.
iv. The impurity concentration is highly uniform over the wafer.
10. Write the basic chemical reaction in the epitaxial growth process of pure silicon.
$\rightarrow$ The basic chemical reaction in the epitaxial growth process of pure silicon is the hydrogen reduction of silicon tetrachloride.

$$
\begin{gathered}
1200^{\circ} \mathrm{C} \\
\mathrm{SiCl}_{4}+2 \mathrm{H}_{2}\langle-------->\mathrm{Si}+4 \mathrm{HCl}
\end{gathered}
$$

## 11. List the basic process used in IC fabrication.

$\rightarrow$ The fabrication of a monolithic transistor includes the following steps.

1. Epitaxial growth
2. Emitter diffusion
3. Oxidation
4. Contact mask
5. Photolithography
6. Aluminium metallization
7. Isolation diffusion
8. Passivation
9. Base diffusion
10. What is parasitic capacitance? (Dec - 04)
$\rightarrow$ In the p-n junction isolation technique, the components on the chip are isolated by forming isolation p-n junction islands.
$\rightarrow$ There are two back to back p-n junction diodes which are under reverse biased condition.
$\rightarrow$ So such reverse bias presents an undesirable and unavoidable capacitance across it.
$\rightarrow$ This is called parasitic capacitance.
$\rightarrow$ This is undesirable as it limits high frequency performance of the circuit.
11. What are the popular IC packages available? (Dec-03, 06, 13, 15)
12. Metal can package
13. Dual-in-line package
14. Ceramic flat package
15. What is meant by dielectric isolation in I.C Fabrication? Mention its application and Limitations. (Dec-03)
$\rightarrow$ In dielectric isolation, a layer of solid dielectric such as $\mathrm{SiO}_{2}$ or ruby completely surrounds each components thereby producing isolation, both electrical \& physical.

## Limitations:

$\rightarrow$ This method is very expensive due to additional processing steps needed.
Applications:
$\rightarrow$ This is mostly used for fabricating IC's required for special application in military and aerospace.
$\rightarrow$ It is also possible to fabricate both p-n-p \&n-p-n transistors within the same silicon substrate.
15. How surface layer of $\mathrm{SiO}_{2}$ is formed? ( $\mathrm{Dec}-04$ )
$\rightarrow$ The surface layer of $\mathrm{SiO}_{2}$ is formed by oxidation process. In general, thermal oxidation technique is preferred practically to grow thin oxide layers.
$\rightarrow$ Other techniques used are vapour phase oxidation and plasma anodization.
16. What is meant by substantial diffusion? (May - 05)
$\rightarrow$ The process of adding impurities to the silicon chip at very high temperature is called substantial diffusion.
17. What is the need for buried layer in fabrication of monolithic integrated transistor? (Dec 07) (Dec - 14)
$\rightarrow$ The buried layer is used in integrated transistor to decrease the collector series resistance. It provides low resistivity current path.
$\rightarrow$ The buried $n+$ layer shunts the $n$-epitaxial collector layer effectively, decreasing the resistance.
18. Differentiate between thin film and thick film technology in IC fabrication. (Dec - 07)
$\rightarrow$ Generally thick-thin film ICs are used to produce only passive elements.
$\rightarrow$ The thick film technology is comparatively easier and inexpensive while the thin film technology is slightly complicated and expensively.
$\rightarrow$ The thin film technology produces components with greater precision as compared to those produced by the thick film technology.
19. List the advantages of thin film resistor. [Apr/May 2019]

Thin film is usually used for precision applications.
$\rightarrow$ High Tolerances
$\rightarrow$ Low Temperature Coefficients
$\rightarrow$ Low Noise

## 20. Define the term epitaxial growth.

$\rightarrow$ Epitaxial means growing a mono-crystalline film on top of a mono-crystalline surface.
$\rightarrow$ Thus Epitaxial is a crystalline growth process in which the foundation layer i.e. substrate works as a seed crystal.
21. What do you mean by Monolithic process? (Dec-06)
$\rightarrow$ The process in which all the active as well as passive elements or components along with their interconnections are manufactured on a single silicon crystal is known as monolithic process.

## 22. What is meant by hybrid ICs?

$\rightarrow$ The hybrid ICs are the integrated circuits used for high power application.
$\rightarrow$ The hybrid ICs may combine two or more monolithic ICs or combine monolithic ICs with thick-thin film IC in one single package.

## 23. What is meant by planar technology?

$\rightarrow$ The fabrication of different discrete devices such as diodes, transistors and integrated circuits is carried out by the same technology.
$\rightarrow$ The various processes involved in the fabrication of different devices are carried out in a single plane. Hence this is also referred as a planar technology.
24. Name the parameters which govern the thickness of the film in the oxidation process. (Dec -05)
$\rightarrow$ The main important parameter which governs the thickness of the film in the Oxidation process is Temperature.
$\rightarrow$ This is because, to grow the oxide layer, high temperature is to be maintained.
$\rightarrow$ The other important parameters which govern the thickness of the film in the Oxidation process are time till which the process is to be carried out and the moisture contents.
25. How are capacitors fabricated in ICs? Draw the cross-sectional view of MOS capacitor. (May - 07)
$\rightarrow$ The common parallel plate capacitor structures area shown in the Fig.
$\rightarrow$ In most widely used type shown in Fig. (a), the two poly-silicon plates are separated by silicon dioxide $\left(\mathrm{SiO}_{2}\right)$.
$\rightarrow$ Here the lower plate rests on the top of the Substrate.
$\rightarrow$ The capacitor shown in Fig. (b) is MOS capacitor.
$\rightarrow$ It consists of an implanted or diffused heavily doped layer within substrate while a poly-silicon or metal plate on the top of a thin oxide layer.
$\rightarrow$ For MOS capacitors, generally gate oxide is used with no extra processing step.

(a) Poly-poly capacitor

substrate
(b) Poly-metal capacitor

Capacitor structures
26. What are the limitations of Integrated Circuits? (May - 07) (Nov-16, 17)
$\rightarrow$ The disadvantage if ICs are,
i. The capacitors more than 30 pF cannot be fabricated.
ii. The resistors more than $100 \mathrm{k} \Omega$ cannot be fabricated.
iii. The coils or inductors cannot be fabricated.
iv. The ICs can handle limited amount of power.
v. The ICs function at low voltages.
27. Explain the importance of $\mathrm{SiO}_{2}$ layer. (May - 06)
$\rightarrow$ In the planar process it is essential to protect certain regions of surface of the wafer so that the dopant atoms may be driven into other selective regions during the processes such as diffusion or ion implantation.
$\rightarrow$ For such shielding purpose, silicon dioxide $\left(\mathrm{SiO}_{2}\right)$ is best suited.
28. In the Czochralski crystal growth process under what gas does crystal pulling carried out? (May - 05)
$\rightarrow$ In general, during Czochralski crystal growth process, the gas used is argon.
29. What is the advantage of using dry etching process? (May - 05)
$\rightarrow$ The major advantage of using the dry etching process over wet etching process is that it is possible to achieve smaller openings of thickness $\leq 1 \mu \mathrm{~m}$.
30. What is the step taken to avoid material defect in ion implantation? (May - 05)
$\rightarrow$ To avoid the material defect in the ion implantation process, the depth of penetration must be controlled appropriately by the acceleration energy of the incident beam and the doping concentration.

## 31. Distinguish between dry etching and wet etching. (May-15)

Wet etching process, the chemical reagents are used are liquid form. Dry etching process, it is achieve smaller line openings compared to wet process.
32. What are the advantages of plasma etching? (Nov-13)

It is possible to achieve smaller line openings compared to wet process.
33. Define Encapsulation. [Apr/May 2019]

In electronics manufacturing, integrated circuit packaging is the final stage of semiconductor device fabrication, in which the block of semiconductor material is encapsulated in a supporting case that prevents physical damage and corrosion.

## UNIT - I

## IC FABRICATION

## Part - B - 16Mark Questions

## FUNDAMENTALS OF MONOLITHIC IC TECHNOLOGY

## Integrated Circuits:

An integrated circuit (IC) is a miniature, low cost electronic circuit consisting of active and passive components fabricated together on a single crystal of silicon. The active components are transistors and diodes and passive components are resistors and capacitors.

## Advantages of integrated circuits:

$\rightarrow$ Miniaturization and hence increased equipment density.
$\rightarrow$ Cost reduction due to batch processing.
$\rightarrow$ Increased system reliability due to the elimination of soldered joints.
$\rightarrow$ Improved functional performance.
$\rightarrow$ Matched devices.
$\rightarrow$ Increased operating speeds.
$\rightarrow$ Reduction in power consumption.

## 1. Write short notes on classification of IC.

## 1. IC Classification:

$\rightarrow$ Integrated circuits can be classified into analog, digital and mixed signal (both analog and digital on the same chip).
$\rightarrow$ Based upon above requirement two different IC technologies namely Monolithic Technology and Hybrid Technology have been developed.
$\rightarrow$ In monolithic IC, all circuit components, both active and passive elements and their interconnections are manufactured into or on top of a single chip of silicon.
$\rightarrow$ In hybrid circuits, separate component parts are attached to a ceramic substrate and interconnected by means of either metallization pattern or wire bounds.
$\rightarrow$ Digital integrated circuits can contain anything from one to millions of logic gates, flip-flops, multiplexers, and other circuits in a few square millimetres.
$\rightarrow$ The small size of these circuits allows high speed, low power dissipation, and reduced manufacturing cost compared with board-level integration.
$\rightarrow$ These digital ICs, typically microprocessors, DSPs, and micro controllers work using binary mathematics to process "one" and "zero" signals.
$\rightarrow$ Analog ICs, such as sensors, power management circuits, and operational amplifiers, work by processing continuous signals. They perform functions like amplification, active filtering, demodulation, mixing, etc.
$\rightarrow$ Analog ICs ease the burden on circuit designers by having expertly designed analog circuits available instead of designing a difficult analog circuit from scratch.
$\rightarrow$ ICs can also combine analog and digital circuits on a single chip to create functions such as A/D converters and D/A converters.
$\rightarrow$ Such circuits offer smaller size and lower cost, but must carefully account for signal interference.

### 1.1 Classification of ICs:



### 1.2 Generations:

## SSI, MSI and LSI

$\rightarrow$ The first integrated circuits contained only a few transistors. Called 'Small-Scale Integration' (SSI), digital circuits containing transistors numbering in the tens provided a few logic gates for example, while early linear ICs such as the Plessey SL201 or the Philips TAA320 had as few as two transistors.
$\rightarrow$ The term Large Scale Integration was first used by IBM scientist Rolf Landauer when describing the theoretical concept, from there came the terms for SSI, MSI, VLSI, and ULSI. They began to appear in consumer products at the turn of the decade, a typical application being FM inter-carrier sound processing in television receivers.
$\rightarrow$ The next step in the development of integrated circuits, taken in the late 1960s, introduced devices which contained hundreds of transistors on each chip, called "Medium-Scale Integration" (MSI).
$\rightarrow$ They were attractive economically because while they cost little more to produce than SSI devices, they allowed more complex systems to be produced using smaller circuit boards, less assembly work (because of fewer separate components), and a number of other advantages.

## VLSI

$\rightarrow$ The final step in the development process, starting in the 1980s and continuing through the present, was "very large-scale integration" (VLSI).
$\rightarrow$ The development started with hundreds of thousands of transistors in the early 1980s, and continues beyond several billion transistors as of 2007.
$\rightarrow$ In 1986 the first one megabit RAM chips were introduced, which contained more than one million transistors.
$\rightarrow$ Microprocessor chips passed the million transistor mark in 1989 and the billion transistor mark in 2005 ULSI, WSI, SOC and 3D-IC.
$\rightarrow$ To reflect further growth of the complexity, the term ULSI that stands for "Ultra-Large Scale Integration" was proposed for chips of complexity of more than 1 million transistors.
$\rightarrow$ Wafer-scale integration (WSI) is a system of building very-large integrated circuits that uses an entire silicon wafer to produce a single "super-chip".
$\rightarrow$ Through a combination of large size and reduced packaging, WSI could lead to dramatically reduced costs for some systems, notably massively parallel supercomputers.
$\rightarrow$ The name is taken from the term Very-Large-Scale Integration, the current state of the art when WSI was being developed.
$\rightarrow$ System-on-a-Chip (SoC or SOC) is an integrated circuit in which all the components needed for a computer or other system is included on a single chip.
$\rightarrow$ The design of such a device can be complex and costly, and building disparate components on a single piece of silicon may compromise the efficiency of some elements.
$\rightarrow$ However, these drawbacks are offset by lower manufacturing and assembly costs and by a greatly reduced power budget, because signals among the components are kept on-die, much less power are required.
$\rightarrow$ Three Dimensional Integrated Circuits (3D - IC) has two or more layers of active electronic components that are integrated both vertically and horizontally into a single circuit.
$\rightarrow$ Communication between layers uses on-die signalling, so power consumption is much lower than in equivalent separate circuits.
$\rightarrow$ Judicious use of short vertical wires can substantially reduce overall wire length for faster operation.

## 2. FUNDAMENTAL OF MONOLITHIC IC TECHNOLOGY

### 2.1 WAFER PREPARATION

## 2. Describe the steps of crystal growth and wafer preparation in detail. (May - 05) (4)

$\rightarrow$ The most important process in IC fabrication is the formation of a silicon wafer through crystal growth.
$\rightarrow$ This process can be subdivided into number of sub processes as follows:
vii. Slicing crystal Ingots
viii. Ingot trimming and grinding
ix. Ingot slicing
x. Wafer etching
xi. Wafer polishing
xii. Wafer cleaning

## 1. Slicing Crystal Ingots:

$\rightarrow$ The important semiconductor material for the fabrication of semiconductor devices and integrated circuits is silicon.
$\rightarrow$ Other semiconductor materials are germanium and gallium arsenide.
$\rightarrow$ At present $95 \%$ of the semiconductor devices and integrated circuits are manufactured using silicon only and for very special applications gallium arsenide is preferred.
$\rightarrow$ It is seen that the bipolar junction transistor (BJT) was developed first in 1948, with germanium as a basic semiconductor material.
$\rightarrow$ But it was observed that silicon is better option than germanium.
$\rightarrow$ The comparison between silicon and germanium is as given in Table.

| Sl. No. | Germanium | Silicon |  |
| :---: | :--- | :--- | :---: |
| 1. | It is unsuitable for certain application <br> due to high junction leakage currents <br> as it has currents relatively narrow <br> energy band gap $(0.66 \mathrm{eV})$. | It is comparatively suitable for all <br> applications as junction leakage currents are <br> negligible as the energy band gap is <br> comparatively broader (1.1 eV). |  |
| 2. | Germanium devices can be operated <br> till $100^{\circ} \mathrm{C}$ temperatures. | Silicon devices can be operated till $200^{\circ} \mathrm{C}$ <br> temperatures. |  |
| 3. | Germanium oxides are unsuitable for <br> certain device applications. | Silicon dioxides are the most wanted for the <br> planar processes. |  |
| 4. | The intrinsic resistivity without any <br> dopantis 47 $\Omega \mathrm{cm}$, hence not suitable <br> for high voltage rectifying devices. | The intrinsic resistivity Without any dopantis <br> $230,000 \Omega \mathrm{~cm}$, hence most suitable for high <br> voltage rectifying devices as well as infrared <br> sensing devices. |  |
| 5. | Germanium is costlier as compared to <br> Silicon. | Silicon is cheaper as compared to <br> Germanium. |  |

$\rightarrow$ The primary method of the crystal growth is Czochralski (CZ) method.
$\rightarrow$ In practice all the silicon required for integrated circuits is prepared by using this method only.
$\rightarrow$ In general, a phase change from solid, liquid or gas phases to crystalline solid phase is nothing but growing crystal.
$\rightarrow$ Czochralski method is used for silicon crystal growth from which ultimately silicon wafers are produced.
$\rightarrow$ The apparatus used for the crystal growth is called Czochralski crystal growth apparatus or puller.
$\rightarrow$ The puller has four important subsystems namely furnace, crystal pulling mechanism, ambient control and control systems.
$\rightarrow$ The simplified version of Czochralski crystal puller is as shown:
$\rightarrow$ The furnace consists of a crucible, crucible support, rotation mechanism and heating element housed in a chamber.
$\rightarrow$ The crucible is made up of fused silica $\left(\mathrm{SiO}_{2}\right)$ as this material is chemically un reactive with molten silicon.
$\rightarrow$ An EGS block is heated in a fused silica crucible with the appropriate dopant using a heating element.
$\rightarrow$ The material in the crucible is heated to a temperature which is greater than the melting point of silicon, i.e. $1417^{\circ} \mathrm{C}$.
$\rightarrow$ A resistance heating is preferred for large pullers; while induction heating is used for small melt sizes.
$\rightarrow$ Then a small single crystal rod of silicon is immersed into the molten material.

$\rightarrow$ This rod is called seed crystal. This seed crystal is located at the crystal pulling assembly.
$\rightarrow$ In this assembly, using rotating mechanism seed shaft and seed chuck are rotated.
$\rightarrow$ Lowering the seed crystal in molten silicon allows the crystal ingot to form on the seed by solidification.
$\rightarrow$ The main function of crystal pulling assembly is to control the pull rate of seed crystal and crystal rotation both, with minimum Vibrations and precision.
$\rightarrow$ During the crystal growth, the crystal is rotated slowly, by stirring the molten and averaging out temperature gradients leading to inhomogeneous solidification.
$\rightarrow$ To get the ingots of circular cross-section, the crucible and the seed crystal are rotated in opposite direction.
$\rightarrow$ When the seed crystal is pulled out of the molten material, due to solidification, silicon ingot gets formed exactly same as seed crystal.
$\rightarrow$ In general, the diameter is controlled by the pull rate.
$\rightarrow$ The standard diameter of the ingot is about 150 mm and the length is about 2 m .
$\rightarrow$ The ingot with such dimensions weighs about 60 kg .
$\rightarrow$ The silicon growth is generally conducted in a vacuum or in an inert gas like helium or argon.
$\rightarrow$ To control the process parameters such as temperature, crystal diameter, pull rate and rotation speed etc, control system is used which works under either open loop control or closed loop control.

## 2. Ingot trimming and grinding:

$\rightarrow$ First of all, the seed which initiated the crystal growth is separated from the circular ingot.
$\rightarrow$ The top and bottom ends are also cut off. As silicon is hard and brittle material, industrial grade diamond is used for shaping and cutting it.
$\rightarrow$ This process is called ingot trimming. After completion of the crystal growth, it is generally tested for resistivity and perfection evaluation.
$\rightarrow$ So the portions of the ingot failed in the above tests are also cut.
$\rightarrow$ Note that these cuttings can be recycled for new crystal growth after cleaning.
$\rightarrow$ After trimming of the ingot, the surface grinding of the ingot is carried out.
$\rightarrow$ Actually the ingots are slightly oversized. Hence with the help of lathe like diamond tool, the ingot is ground to a precise diameter.
$\rightarrow$ After grinding the ingot to a precise diameter, generally two flats are ground along the length of the ingot.
$\rightarrow$ The larger flat is called major or primary flat and it is positioned relative to the crystal direction.
$\rightarrow$ The X-ray technique is used to locate the primary flat.
$\rightarrow$ The primary flat is very important as,
i) It serves for mechanical alignment of the wafer in automatic processing, and
ii) It serves for orienting ICs on the wafer relative to the crystal.
$\rightarrow$ The smaller flat is called secondary flat which is used to identify the orientation (< $100>$ or $<$ $111>$ ) and conductivity ( p or n ) of the wafer.

## 3. Ingot slicing:

$\rightarrow$ After completing ingot trimming and grinding process, the ingot is ready for next process i.e. ingot slicing.
$\rightarrow$ The slices of the ingot are called wafers and typically the thickness of wafer may vary from 0.4 mm to 1 mm .
$\rightarrow$ This process is very important as it is necessary to maintain the flat plane and desired surface orientations.
$\rightarrow$ The slicing also determines the orientation of the surface. Generally, there are two orientations <100> and <111>.
$\rightarrow$ The wafers with <100> are cut 'on orientations' and wafers with <111>are cut 'off orientations'.
$\rightarrow$ The ingot is sliced using a circular cutting blade kept in tension on the outer edge while having the cutting edge on the inner diameter.
$\rightarrow$ The thickness of the wafer is determined by the slicing.
$\rightarrow$ It is another important wafer parameter because thicker wafers can easily withstand the stresses of subsequent thermal processes.
$\rightarrow$ The higher quality of slicing is achieved by using capacitive sensing device near the blade which helps the blade to be positioned correctly to achieve exactly flat plane cut.

## 4. Wafer etching:

$\rightarrow$ If the sliced wafers are to be used for VLSI application, then before etching process two sided mechanical lapping process is carried out.
$\rightarrow$ Using this process, wafers with uniform flatness are achieved which are mostly required for photolithography.
$\rightarrow$ Due to the machining operations during trimming, grinding and slicing, the surface and edges of the wafers get contaminated and even damaged.
$\rightarrow$ The depth of damage depends on the mechanical operations carried previously.
$\rightarrow$ It is observed that the damaged and contaminated regions are not more than $10 \mu \mathrm{~m}$ deep.
$\rightarrow$ Even by using chemical etching process, all the damaged and contaminated edges can be removed.
$\rightarrow$ Practically mixture of hydrofluoric, acetic and nitric acids is used in chemical etching. This is called acidic etching.
$\rightarrow$ The other alternative is to use alkaline etching using potassium hydroxide or sodium hydroxide.
$\rightarrow$ By the etching process, typically $10 \mu \mathrm{~m}$ to $30 \mu \mathrm{~m}$ of wafer is removed from both the sides.

## 5. Wafer polishing:

$\rightarrow$ After etching, the wafer is polished to eliminate the micro-cracks and debris.
$\rightarrow$ The main intension of polishing a wafer is to provide a smooth and perfect flat surface such that the device features can be engraved.
$\rightarrow$ The polishing is done with the help of a polishing machine. Note that the polishing process removes further $10 \mu \mathrm{~m}$ to $30 \mu \mathrm{~m}$ of the wafer surface typically.
$\rightarrow$ The three steps of lapping, etching and polishing reduce the wafer thickness by 40 to $150 \mu \mathrm{~m}$.
$\rightarrow$ Thus by considering the typical figures, to have the wafer of $200 \mu \mathrm{~m}$ thickness, the thickness of the substrate required is $560 \mu \mathrm{~m}$.
$\rightarrow$ In practice, the processed 6 inch wafers are typically $250 \mu \mathrm{~m}$ to $500 \mu \mathrm{~m}$ thick.

## 6. Wafer cleaning:

$\rightarrow$ The silicon wafers are cleaned using chemicals.
$\rightarrow$ Generally organic films, heavy metals are deposited on the surface of the wafers.
$\rightarrow$ Hence by using $\mathrm{HCl}-\mathrm{H}_{2} \mathrm{O}_{2}$ aqueous solution, metallic impurities can be removed.
$\rightarrow$ First the wafer is cleaned by using $\mathrm{HCl}-\mathrm{H}_{2} \mathrm{O}_{2}$. Then wafer is rinsed in water to deionise.
$\rightarrow$ Again the wafer is dipped in hydrofluoric acid. Then again the wafer is rinsed in water.
$\rightarrow$ After cleaning process, the wafer is ready for the formation of the dies.
3. Explain the basic Process used in silicon planar technology with neat diagram. (Nov-17) (16, 13)

## Or

Describe the methods of thin thick film technologies [Apr/May 2019]
Or
Explain the basic processes used in the fabrication of monolithic ICs. (Dec - 12) (16)
Or
Discuss with necessary diagram, the basic process for fabrication of ICs using silicon IC planar technology. Nov/Dec 2019. (13)

### 2.2 CONSTRUCTION OF A MONOLITHIC BIPOLAR TRANSISTOR:

$\rightarrow$ The fabrication of a monolithic transistor includes the following steps:

1. Epitaxial growth
2. Oxidation
3. Photolithography
4. Diffusion
i. Isolation diffusion
ii. Base diffusion
iii. Emitter diffusion
5. Ion implantation
6. Isolation Technique
7. Contact mask
8. Aluminium metallization
9. Passivation
$\rightarrow$ The letters P and N in the figures refer to type of doping, and a minus (-) or plus (+) with P and N indicates lighter or heavier doping respectively.

### 2.2.1 EPITAXIAL GROWTH

4. Explain the epitaxy and explain epitaxial growth process. (Dec - 03, 06, 10, 13, 16) $(4,6,8)$ Or
Explain the process of epitaxial growth in IC fabrication process with neat diagram. (May - 07, 15) (8)

## 1. Epitaxial growth:

$\rightarrow$ Epitaxy means growing a single crystal silicon structure upon an original silicon substrate, so that the resulting layer is an extension of the substrate crystal structure.
$\rightarrow$ The basic chemical reaction in the epitaxial growth process of pure silicon is the hydrogen reduction of silicon tetrachloride.

$$
\stackrel{1200^{\circ} \mathrm{C}}{\mathrm{SiCl}_{4}+2 \mathrm{H}_{2}<--------->\mathrm{Si}+4 \mathrm{HCl}}
$$

$\rightarrow$ The first step in transistor fabrication is creation of the collector region.
$\rightarrow$ It normally requires a low resistivity path for the collector current.
$\rightarrow$ This is due to the fact that, the collector contact is normally taken at the top, thus increasing the collector series resistance and the $\mathrm{V}_{\mathrm{CE}(\mathrm{Sat})}$ of the device.
$\rightarrow$ The higher collector resistance is reduced by a process called buried layer as shown in figure.
$\rightarrow$ In this arrangement, a heavily doped N region is sandwiched between the N -type epitaxial layer and P - type substrate.
$\rightarrow$ This buried $\mathrm{N}+$ layer provides a low resistance path in the active collector region to the collector contact C .
$\rightarrow$ In effect, the buried layer provides a low resistance shunt path for the flow of current.

$\rightarrow$ For fabricating an NPN transistor, we begin with a P-type silicon substrate having a resistivity of typically $1 \Omega-\mathrm{cm}$, corresponding to an acceptor ion concentration of $1.4 \times 10^{15} \mathrm{atoms} / \mathrm{cm}^{3}$.
$\rightarrow$ An oxide mask with the necessary pattern for buried layer diffusion is prepared.
$\rightarrow$ This is followed by masking and etching the oxide in the buried layer mask.
$\rightarrow$ The N-type buried layer is now diffused into the substrate.
$\rightarrow$ A slow-diffusing material such as arsenic or antimony is used, so that the buried layer will stay-put during subsequent diffusions.
$\rightarrow$ The junction depth is typically a few microns, with sheet resistivity of around $20 \Omega$ per square.
$\rightarrow$ Then, an epitaxial layer of lightly doped N -silicon is grown on the P -type substrate by placing the wafer in the furnace at $1200^{\circ} \mathrm{C}$ and introducing a gas containing phosphorus (donor impurity).
$\rightarrow$ The subsequent diffusions are done in this epitaxial layer.
$\rightarrow$ All active and passive components are formed on the thin N-layer epitaxial layer grown over the P-type substrate.

## 5. Explain the importance of $\mathrm{SiO}_{2}$ layer. (May - 06) (8)

## Or

Describe the steps of oxidation in IC fabrication. (May - 05) (4)

### 2.2.2 Oxidation:

$\rightarrow$ The process of oxidation consists of growing a thin film of silicon dioxide on the surface of the silicon wafer at $1000^{\circ} \mathrm{C}$.

$$
\mathrm{Si}+2 \mathrm{HO}---------->\mathrm{SiO}_{2}+2 \mathrm{H}_{2}
$$

$\rightarrow$ Silicon dioxide plays an important role in shielding of the surface so that dopant atoms, by diffusion or ion implantation, may be driven into other selected regions.
$\rightarrow \mathrm{SiO} 2$ is an extremely hard protective coating \& is unaffected by almost all reagents except by hydrochloric acid. Thus it stands against any contamination.


### 2.2.3 MASKING AND ETCHING

1. Explain the process of masking and photo-etching in IC fabrication. (Dec - 07) (7) (Dec - 14, 16) $(6,13)$

## Or

What is photolithography? What is the purpose of diffusion? (Dec - 13, 14) (8) [Apr/May 2019] Or
Explain in detail about photo-lithography. (Dec - 03, 16) (May - 05) $(4,7)$
Photolithography:
$\rightarrow$ The prime use of photolithography in IC manufacturing is to selectively etch or remove the $\mathrm{SiO}_{2}$ layer.
$\rightarrow$ As shown in figure, the surface of the oxide is first covered with a thin uniform layer of photosensitive emulsion (Photo resist).
$\rightarrow$ The mask, a black and white negative of the required pattern, is placed over the structure.
$\rightarrow$ When exposed to ultraviolet light, the photo resist under the transparent region of the mask becomes polymerized.
$\rightarrow$ The mask is then removed and the wafer is treated chemically that removes the unexposed portions of the photo resist film.

$\rightarrow$ The polymerized region is cured so that it becomes resistant to corrosion.
$\rightarrow$ Then the chip is dipped in an etching solution of hydrofluoric acid which removes the oxide layer not protected by the polymerized photoresist.
$\rightarrow$ This creates openings in the $\mathrm{SiO}_{2}$ layer through which P-type or N-type impurities can be diffused using the isolation diffusion process as shown in figure.
$\rightarrow$ After diffusion of impurities, the polymerized photoresist is removed with sulphuric acid and by a mechanical abrasion process.

### 2.2.4 DIFFUSION OF IMPURITIES

## 7. Explain in detail about diffusion process in IC fabrication. (Dec - 06) (8)

### 2.2.4.1 Isolation Diffusion:

$\rightarrow$ The integrated circuit contains many devices.
$\rightarrow$ Since a number of devices are to be fabricated on the same IC chip, it becomes necessary to provide good isolation between various components and their interconnections.
$\rightarrow$ The most important techniques for isolation are:

1. PN junction Isolation
2. Dielectric Isolation
$\rightarrow$ In PN junction isolation technique, the P+ type impurities are selectively diffused into the N-type epitaxial layer so that it touches the P-type substrate at the bottom.
$\rightarrow$ This method generated N-type isolation regions surrounded by P-type moats.
$\rightarrow$ If the P-substrate is held at the most negative potential, the diodes will become reversebiased, thus providing isolation between these islands.
$\rightarrow$ The individual components are fabricated inside these islands.
$\rightarrow$ This method is very economical, and is the most commonly used isolation method for general purpose integrated circuits.
$\rightarrow$ In dielectric isolation method, a layer of solid dielectric such as silicon dioxide or ruby surrounds each component and this dielectric provides isolation.
$\rightarrow$ The isolation is both physical and electrical.
$\rightarrow$ This method is very expensive due to additional processing steps needed and this is mostly used for fabricating IC's required for special application in military and aerospace.
$\rightarrow$ The PN junction isolation diffusion method is shown in figure. The process takes place in a furnace using boron source.
$\rightarrow$ The diffusion depth must be at least equal to the epitaxial thickness in order to obtain complete isolation.
$\rightarrow$ Poor isolation results in device failures as all transistors might get shorted together.
$\rightarrow$ The N-type island shown in figure forms the collector region of the NPN transistor.
$\rightarrow$ The heavily doped P-type regions marked $\mathrm{P}+$ are the isolation regions for the active and passive components that will be formed in the various N -type islands of the epitaxial layer.

### 2.2.4.2 Base diffusion:

$\rightarrow$ Formation of the base is a critical step in the construction of a bipolar transistor.
$\rightarrow$ The base must be aligned, so that, during diffusion, it does not come into contact with either the isolation region or the buried layer.
$\rightarrow$ Frequently, the base diffusion step is also used in parallel to fabricate diffused resistors for the circuit.
$\rightarrow$ The value of these resistors depends on the diffusion conditions and the width of the opening made during etching.
$\rightarrow$ The base width influences the transistor parameters very strongly. Therefore, the base junction depth and resistivity must be tightly controlled.
$\rightarrow$ The base sheet resistivity should be fairly high (200-500 $\Omega$ per square) so that the base does not inject carriers into the emitter.
$\rightarrow$ For NPN transistor, the base is diffused in a furnace using a boron source.
$\rightarrow$ The diffusion process is done in two steps, pre deposition of dopants at $900^{\circ} \mathrm{C}$ and driving them in at about $1200^{\circ} \mathrm{C}$.
$\rightarrow$ The drive-in is done in an oxidizing ambience, so that oxide is grown over the base region for subsequent fabrication steps.
$\rightarrow$ Figure shows that P-type base region of the transistor diffused in the N-type island (collector region) using photolithography and isolation diffusion processes.

### 2.2.4.3 Emitter Diffusion:

$\rightarrow$ Emitter Diffusion is the final step in the fabrication of the transistor.
$\rightarrow$ The emitter opening must lie wholly within the base.
$\rightarrow$ Emitter masking not only opens windows for the emitter, but also for the contact point, which provides a low resistivity ohmic contact path for the emitter terminal.
$\rightarrow$ The emitter diffusion is normally a heavy N -type diffusion, producing low-resistivity layer that can inject charge easily into the base.
$\rightarrow$ A Phosphorus source is commonly used so that the diffusion time id shortened and the previous layers do not diffuse further.
$\rightarrow$ The emitter is diffused into the base, so that the emitter junction depth very closely approaches the base junction depth.
$\rightarrow$ The active base is then a P-region between these two junctions which can be made very narrow by adjusting the emitter diffusion time.
$\rightarrow$ Various diffusion and drive in cycles can be used to fabricate the emitter. The Resistivity of the emitter is usually not too critical.
$\rightarrow$ The N-type emitter region of the transistor diffused into the P-type base region is shown below.
$\rightarrow$ However, this is not needed to fabricate a resistor where the resistivity of the P-type base region itself will serve the purpose.
$\rightarrow$ In this way, an NPN transistor and a resistor are fabricated simultaneously.
8. Explain in detail about ion implantation in IC fabrication. (Dec - 03) (6)

### 2.5. Ion implantation technique:

$\rightarrow$ It is another technique to introduce impurities into a silicon wafer.
$\rightarrow$ In this process silicon wafer are placed in a vacuum chamber, and are scanned by a beam of high energy ions. (boron for p-type, phosphorus for n- type)
$\rightarrow$ These ions are accelerated by energies between 20 kV to 259 kV .
$\rightarrow$ These ions strike the silicon wafers, they penetrate some distance into wafer.
$\rightarrow$ The depth of any penetration of any particular type of ion increasing accelerating voltage.
$\rightarrow$ It is performed at low temperature. Therefore, previously diffused regions have a lesser tendency for lateral spreading.
$\rightarrow$ In diffusion process, temperature has to be controlled over a large area inside the oven, where as in ion implantation process, accelerating potential \& beam content are dielectrically controlled from outside.


Fig 2.5 Ion implantation

### 2.5.1 Advantages of Ion Implantation:

1. Doping levels can be precisely controlled since the incident ion beam can be accurately measured as an electric current.
2. The depth of the dopant can be easily regulated by control of the incident ion velocity. It is capable of very shallow penetrations.
3. Extreme purity of the dopant is guaranteed.
4. The doping uniformity across the surface can be accurately controlled.
5. Because the ions enter the solid as a directed beam, there is very little spread of the beam, thus the doping area can be clearly defined.
6. Since this is a low-temperature process, the movement of impurities is minimized.
7. Explain the importance of isolation and discuss the different methods of isolation. (May - 07) (6)

## Or

Describe in detail any two isolation techniques used to provide isolation between various components in IC fabrication with illustration. (May - 14) (16)

### 2.6. ISOLATION TECHNIQUES:

### 2.6.1 p-n junction isolation:

$\rightarrow$ Consider a p-substrate with n-type epitaxial layer grown over it.
$\rightarrow$ To provide isolation, a p-type impurity with high concentration is diffused selectively into an epitaxial layer such that it reaches to the p -substrate as shown below.

$p-n$ junction isolation technique
$\rightarrow$ From the fig. it is clear that n-epitaxial region forms a region which is surrounded by p-type regions.
$\rightarrow$ This region is called island.
$\rightarrow$ Two regions are connected back-to-back and these two back-to-back diodes serve as isolation regions if both are reverse biased.
$\rightarrow$ The main advantage of p-n junction isolation is that different components can be fabricated within the isolation islands.
$\rightarrow$ But the disadvantage is the presence of undesirable and unavoidable parasitic capacitances at the islands.

### 2.6.2 Dielectric isolation:

$\rightarrow$ In dielectric isolation, a layer of solid dielectric such as $\mathrm{SiO}_{2}$ or ruby completely surrounds each components thereby producing isolation, both electrical \& physical.


Dielectric isolation technique
$\rightarrow$ This isolating dielectric layer is thick enough so that its associated capacitance is negligible.
$\rightarrow$ Also, it is possible to fabricate both pnp\& npn transistors within the same silicon substrate which is the main advantage of this technique.
$\rightarrow$ But the disadvantage is the increase in cost. As the technique requires additional steps in fabrication to deposit a dielectric layer, this technique is expensive.

### 2.7. CONTACT MASK:

$\rightarrow$ After the fabrication of emitter, windows are etched into the N -type regions where contacts are to be made for collector and emitter terminals.
$\rightarrow$ Heavily concentrated phosphorus $\mathrm{N}^{+}$dopant is diffused into these regions simultaneously.
$\rightarrow$ The reason for the use of heavy $\mathrm{N}^{+}$diffusion is explained as follows:
$>$ Aluminium, being a good conductor used for interconnection, is a P-type of impurity when used with silicon.
$>$ Therefore, it can produce an unwanted diode or rectifying contact with the lightly doped $\mathrm{N}^{-}$material.
$>$ Introducing a high concentration of $\mathrm{N}^{+}$dopant caused the Si lattice at the surface semimetallic.
$>$ Thus the $\mathrm{N}^{+}$layer makes a very good ohmic contact with the Aluminium layer. This is done by the oxidation, photolithography and isolation diffusion processes.

### 2.8. METALLIZATION:

$\rightarrow$ The IC chip is now complete with the active and passive devices, and the metal leads are to be formed for making connections with the terminals of the devices.
$\rightarrow$ Aluminium is deposited over the entire wafer by vacuum deposition. The thickness for single layer metal is $1 \mu \mathrm{~m}$.
$\rightarrow$ Metallization is carried out by evaporating aluminium over the entire surface and then selectively etching away aluminium to leave behind the desired interconnection and bonding pads as shown in figure.
$\rightarrow$ Metallization is done for making interconnection between the various components fabricated in an IC and providing bonding pads around the circumference of the IC chip for later connection of wires.


Fig 2.8: Metallization

### 2.9. PASSIVATION/ ASSEMBLY AND PACKAGING:

$\rightarrow$ Metallization is followed by passivation, in which an insulating and protective layer is deposited over the whole device.
$\rightarrow$ This protects it against mechanical and chemical damage during subsequent processing steps.
$\rightarrow$ Doped or un doped silicon oxide or silicon nitride, or some combination of them, are usually chosen for passivation of layers.
$\rightarrow$ The layer is deposited by chemical vapour deposition (CVD) technique at a temperature low enough not to harm the metallization.
10. Completely describe the various stages involved in the fabrication of an $R, C$ and transistor in a single chip. (May - 05) (16) [Apr/May 2019] Or
Describe briefly the various stages involved in the fabrication of IC. Draw the layout of a circuit by considering an example. (May -07, 17] [Dec -07, 15) $(\mathbf{1 3}, \mathbf{1 0}, 8)$

Or
With the help of neat diagram explain the steps involved in the fabrication of the circuit shown in the Fig. using IC technology. (May - 04) (16)


Or
With respect to BJT based circuit given below, explain the various steps to implement the circuit into a monolithic IC. (Dec - 14)(May-17, 18) $(13,10)$


## A. Preparation of Wafer:

$\rightarrow$ The starting material for the integrated circuit is p-type silicon which is called substrate.
$\rightarrow$ Typically the thickness of the wafer ranges between $400 \mu \mathrm{~m}$ to $500 \mu \mathrm{~m}$.
$\rightarrow$ The diameter of the silicon wafer ranges between 100 mm to 200 mm .
$\rightarrow$ For the acceptor concentration of $1.4 \times 10^{15}$ atoms $/ \mathrm{cm}^{3}$ and the resistivity is $10-15 \Omega \mathrm{~cm}$.


## B. Epitaxial growth:

$\rightarrow$ Generally the doping types of the substrate and the epitaxial layer are opposite to provide isolation.
$\rightarrow$ Thus n-type epitaxial layer is grown on p-type substrate which has resistivity of the order 1-2 $\Omega \mathrm{cm}$.
$\rightarrow$ The epitaxial layer is useful as other components are fabricated within this layer.
$\rightarrow$ This layer may act as an element of diode, diffused capacitor of collector of transistor.

| n-epitaxial layer | $1-5 \Omega \mathrm{~cm}$ |
| :--- | :--- |
|  |  |
|  |  |
|  |  |
|  |  |
| p-substrate |  |

## C. Oxidation:

$\rightarrow$ After the growth of an epitaxial layer, $\mathrm{SiO}_{2}$ layer is grown on then-epitaxial layer.
$\rightarrow$ This oxide layer is grown by using thermal oxidation method.
$\rightarrow$ The thickness of the $\mathrm{SiO}_{2}$ layer is smaller as compared to previous layers.
$\rightarrow$ Typically it ranges between 0.05 to $2 \mu \mathrm{~m}$.


## D. Lithographic process:

$\rightarrow$ Then the wafer is coated with negative photoresist.
$\rightarrow$ To isolate the components of the circuit, $\mathrm{p}+$ type layer is diffused.
$\rightarrow$ For this a opening has to be made using the proper mask. So proper mask is kept on a wafer and then U.V. light is passed.
$\rightarrow$ After that it is photo-etched to get a wafer with openings for isolation diffusion.
mask


## E. Isolation diffusion using p-n junction Isolation technique

$\rightarrow$ After the lithographic process, from the openings from where $\mathrm{SiO}_{2}$ is etched out, heavy doping of p-type is diffused for very long interval such that the impurities reach $p$-substrate penetrating n-type epitaxial layer.
$\rightarrow$ Thus we get Isolation Island for four components.
$\rightarrow$ Generally the concentration of acceptor atoms between the Isolation Islands is kept higher than p-substrate which ensures perfect electrical isolation.


## F. Base diffusion

$\rightarrow$ After isolation diffusion once again a layer of $\mathrm{SiO}_{2}$ is grown over a wafer and then using lithographic technique different pattern is marked on wafer to have opening for the diffusion of p-type impurity such as boron.
$\rightarrow$ The impurity diffusion depth is controlled so that it cannot penetrate epitaxial layer to reach psubstrate.
$\rightarrow$ This serves as base of transistor, anode of diode etc.


## G. Emitter diffusion

$\rightarrow$ After base diffusion, another set of window is required to diffuse n-type impurity for the capacitor, diode and transistor.
$\rightarrow$ Hence again $\mathrm{SiO}_{2}$ layer is grown on the wafer using different mask, new set of windows is opened using photo lithographic process.
$\rightarrow$ Then through the new set of windows, n-type impurity e.g. phosphorous is diffused which forms the emitter of transistor and cathode of diode.
$\rightarrow$ The windows are etched by using wet etching technique.


## H. Metallization

$\rightarrow$ The final step in the process of IC fabrication is making interconnection using aluminium metal.
$\rightarrow$ For this again wafer is grown with $\mathrm{SiO}_{2}$ layer and using new photo-mask, new set of windows is opened at points from where terminals are to be brought out.
$\rightarrow$ After the interconnections are made IC is subjected to the packaging process.


## 3. REALISATION OF MONOLITHIC IC'S AND PACKAGING

11. Briefly explain the various types of IC packages. Mention the criteria for selecting an IC package. (May-15) (Nov-17)(13, 8)

### 3.1 Packaging of ICs

$\rightarrow$ After completing all the fabrication processes, several chips are ready on a wafer.
$\rightarrow$ Each of the chips is nothing but a complete circuit. Now the next step is to separate out these chips and package them individually.
$\rightarrow$ Using a diamond tipped tool, lines are scribed along the rectangular grids on the surface of the wafer.
$\rightarrow$ The wafer is cut off along the lines drawn using the sharp diamond tipped tool.
$\rightarrow$ Thus individual chips are separated from each other. Then each chip is assembled on a suitable package.
$\rightarrow$ For comparing and assessing different packages, features are considered:
(i) Maximum pin count
(ii) Dimensions
(iii) Pitch (spacing between the centres of adjacent pins)
(iv) Encapsulating material (ceramic or plastic)
(v) Mode of mounting (plated through hole - TH or surface mount - SM)
(vi) Maximum power dissipation.
$\rightarrow$ For TH mounting DIP (dual in line package) and PGA (pin grid array) are the only standard packages.
$\rightarrow$ For small scale integration (SSI) and medium scale integration (MSI),the different packages available are SIP (single in-line package), ZIP ( zig-zag-in-line package) and QIPC (quad-inline package) with TH mounting type.
$\rightarrow$ For low pin counts the packages available are SO (small out-line package), SSOP (Shrunk small out-line package). Both these are with SM mounting type.
$\rightarrow$ With SM mounting types there are two more packages namely chip carrier and TQFP(thin quad flat pack).
$\rightarrow$ The chip carrier uses either plastic or ceramic as encapsulating material. The TQFP has very low profile and small weight.
$\rightarrow$ The following table gives the different package types with their abbreviations.

| Package Type | Abbreviation |
| :--- | :--- |
| Dual-in-line | DIP |
| Small outline | SO $_{1}$ SOIC |
| Shrunk small outline package | SSOP |
| Single-in-line | SIP |
| Zigzag-in-line | ZIP |
| Quad-in-line | QIP |
| Plastic leaded chip carrier | PLCC |
| Leadless ceramic chip carrier | LCCC |
| Leadless chip carrier | LLCC or LCC |
| Leaded chip carrier | LDCC |
| Flat pack | FP |
| Quad flat pack | QFP |
| Ceramic Quad flat pack | CQFP |
| Plastic Quad flat pack | PQFP |
| Thin Quad flat pack | TQFP |
| Pin grid array | PGA |
| Plastic Pin grid array | PPGA |
| Ceramic Pin grid array | CPGA |


| Package Type | Pin Count Range | Mounting type |
| :--- | :--- | :--- |
| Dual-in-line | $8-64$ | TH |
| Single-in-line | $5-40$ | TH |
| Zigzag-in-line | $14-28$ | TH |
| Quad-in-line | $14-64$ | TH |
| Small outline | $8-32$ | SM |
| Chip Carrier | $16-200$ | SM |
| Flat pack | $10-300$ | SM |
| Pin grid array | $68-500$ | SM |


12. With neat sketches explain the fabrication of diodes and capacitors.

Or
Explain the various methods of fabricating diodes in monolithic integrated circuits. (Dec - 05, Dec-03) (May-18) (10, 13, 16)

Or
Discuss briefly about the fabrication methods of diodes and transistors. (Dec - 13) (16)
Or
Discuss the different ways to fabricate diodes. (Dec-07) (Dec - 14) (10)
Or
Explain in step-by-step basis the fabrication of planar p-n junction diode with illustrations. (May -14) (8)

## 4. FABRICATION OF DIODES, CAPACITANCE, RESISTANCE, FETS AND PV CELL

### 4.1 Diode Fabrication:

$\rightarrow$ Diodes are used extensively in the integrated circuits for various applications such as digital applications.
$\rightarrow$ Note that in the integrated circuits, a p-n junction diode is formed from the bipolar transistor.
$\rightarrow$ Generally any two terminals of the transistor are connected together to get one terminal of diode, while the remaining terminal of the transistor serves as the second terminal of diode.
$\rightarrow$ Different transistor connections to utilize it as a diode are as shown in the Fig. below.
$\rightarrow$ Depending upon desired circuit performance and application, diode connection is selected.
$\rightarrow$ The diode represented in Fig. (a) is used in digital circuits for high speed applications because of its lowest storage time and lowest forward voltage drop.
$\rightarrow$ The diodes represented in Fig. (b) and (e) are used as stored charged devices.
$\rightarrow$ The diodes represented in Fig. (c) and (d) have highest breakdown voltage.


### 4.1.1Fabrication of a planar p-n junction diode is illustrated as follows:

* The starting material for the planar p-n junction diode is $n+$ substrate which is grown by using Czochralski growing process. The substrate is about $150 \mu \mathrm{~m}$ thick.

* Using epitaxial growth process, layer of $n$-type silicon is deposited on the substrate. The layer is about 1 to $5 \mu \mathrm{~m}$ thick.


Using oxidation process, Silicon dioxide $\left(\mathrm{SiO}_{2}\right)$ is deposited.


* The surface is then coated with positive photoresist.

* Appropriate mask is placed over the positive photoresist layer. It is properly aligned and then exposed to the ultraviolet light.

* Then the mask is removed and photoresist is removed. Using etching process, only silicon dioxide layer under the exposed resist is etched.


Then to form p-region, boron is diffused using ion-implantation process.


* Boron diffuses in silicon easily, but not in $\mathrm{SiO}_{2}$. The resulting p-region is defined by the oxide opening. The Width of p-region is slightly greater than the oxide opening because of lateral doping during dopant diffusion.


Using Metallization, thin film of aluminium is deposited.


* Then the metalized area is covered with photoresist. Another mask is placed over photoresist which ensures areas of metal to be preserved.


The wafer is then etched to remove unwanted metal. The photoresist is then dissolved. The contact metal is deposited on the back surface and using heat treatment ohmic contacts are made.


### 4.2 Capacitor Fabrication:

$\rightarrow$ Monolithic capacitors are not frequently used in IC since they are limited in the range of values obtained and their performance.
$\rightarrow$ Two common methods used for obtaining integrated capacitors are:

- Junction capacitor
- MOS and thin film capacitor


### 4.2.1 JUNCTION CAPACITOR

$\rightarrow$ The capacitor is formed by reverse- biased junction j 2 which separates the epitaxial n - type layer from the upper p - type diffusion area.
$\rightarrow$ However parasitic capacitance c is inevitable due to the junction, j 1 between n - type epitaxial layer and substrate. Also series resistance results due to bulk resistance of $n$ - region.


Fig 4.2.1 Junction capacitor

### 4.2.2 MOS AND THIN FILM CAPACITOR

$\rightarrow$ It is basically a parallel plate capacitor with $\mathrm{SiO}_{2}$ as dielectric.
$\rightarrow$ The heavily doped $\mathrm{n}^{+}$region formed during emitter diffusion forms lower plate and thin film of aluminium metallization for upper plate of capacitor with $\mathrm{Sio}_{2}$ as dielectric.


Fig 4.2.2 MOS capacitor
14. Explain the various methods used for fabricating IC resistors and compare their performance. (Dec - 14) (10)

Or
With neat sketches describe the various types of integrated resistors. (Dec - 07) (8)
Or
Discuss with neat diagram, the DC characteristics of OP- AMP with necessary expressions. (Nov/Dec 2019) (13)

### 4.3 FABRICATION OF RESISTORS

$\rightarrow$ The resistors are grouped into two groups: one formed within monolithic and other composed of film resistors.
$\rightarrow$ The monolithic IC resistors consists suitably dimensioned layers which would form part of the transistor normally.
$\rightarrow$ Four different methods are available for fabricating integrated resistors namely:

- Diffused resistor
- Epitaxial resistor
- Pinched resistor
- Thin film resistor


### 4.3.1 Diffused resistor

$\rightarrow$ If the resistor is formed in one of the isolated regions of epitaxial layer during base or emitter diffusion, then it is called diffused resistor.
$\rightarrow$ It is very economical process as no additional steps in fabrication are needed.
$\rightarrow$ But the limitation of the diffused resistor is that the range of the value of resistance is very small.
$\rightarrow$ For larger value of resistor, the larger area of silicon is required.
$\rightarrow$ Hence the high value resistances are realized by using pinch resistor as shown in the Fig.
$\rightarrow$ The amount of silicon required for the value of resistor beyond $100 \mathrm{k} \Omega$ is relatively low.
$\rightarrow$ The accuracy of such resistors is poor. For high value resistors accuracy is not important point to take care.
$\rightarrow$ It consists of $p$ base layer constricted by an $n+$ emitter layer, leading to an effective thickness equal to base thickness of an, PN transistor.


Fig 4.3.1 (a) Base resistor

p-substrate
Fig 4.3.1 (b) Emitter resistor
$\rightarrow$ As we have already studied that the resistance can be realized by using a defined volume of semiconductor region, consider a sheet of material with length $L$ and Width $W$ as shown in the Fig. Let $t$ be the thickness and $\rho$ be the uniform resistivity and cross section area $A=L * t$.


Sheet resistor
$\rightarrow$ The resistance R between layers A and B is given by,

$$
\begin{equation*}
R=\frac{\rho L}{A}=\frac{\rho L}{t W} \tag{1}
\end{equation*}
$$

$\rightarrow$ For square surface area, $\mathrm{W}=\mathrm{L}$, then the resistance of the material is given by,

$$
\begin{equation*}
R_{s}=\frac{\rho L}{t L}=\frac{\rho}{t} \tag{2}
\end{equation*}
$$

$\rightarrow$ Thus rearranging equation (1) using equation (2) we can write,

$$
\begin{equation*}
R=R_{S}\left(\frac{L}{W}\right) \tag{3}
\end{equation*}
$$

$\rightarrow$ Here ratio $\left(\frac{L}{W}\right)$ is called aspect ratio.
$\rightarrow$ Thus using this technique, base resistor in the range $20 \Omega$ to $300 \mathrm{k} \Omega$ can be fabricated.
$\rightarrow$ Similarly the resistance of the emitter diffusion can be fabricated as sheet resistor but the range of resistance is only 10 to $1 \mathrm{k} \Omega$.

### 4.3.2 EPITAXIAL RESISTOR:



## Epitaxial resistor

$\rightarrow$ By using n-epitaxial collector layer, the large value resistances than base and emitter diffusion can be achieved.
$\rightarrow$ Such resistors are called epitaxial resistors as shown in the Fig. above.

### 4.3.3 PINCHED RESISTOR

$\rightarrow$ The sheet resistivity of a semiconductor region can be increased by reducing its effective crosssectional area.
$\rightarrow$ In pinched resistor, this technique is used to achieve a high value of sheet resistance from the ordinary base diffused resistor.
$\rightarrow$ It can offer resistance of the order of mega ohms in a smaller area.
$\rightarrow$ In this structure no current can flow in the N - type material since the diode realized at contact 2 is biased in the reverse direction.
$\rightarrow$ Only smaller reverse saturation current can flow in the N - region. Therefore by forming this N region in the base diffusion, conduction path for the current has been reduced and pinched.
$\rightarrow$ The resistance between the contact 1,2 increases as the width narrows down and hence it acts as a pinched resistor.


Fig 4.3.3 Pinched resistor

### 4.3.4 THIN FILM RESISTOR

$\rightarrow$ In this a very thin metallic film usually of Nichrome ( NiCr ) of thickness less than $1 \mu \mathrm{~m}$ is vapour deposited on the $\mathrm{SiO}_{2}$ layer.
$\rightarrow$ Using masked etching, desired geometry of this thin film is achieved to obtained suitable values of resistors.
$\rightarrow$ The ohmic contacts are made using A1 metallization and usual masked etching techniques Nichrome resistors are available with typical sheet resistance values of 40 to $400 \Omega$ / square depending upon film thickness, so the resistance in the range of 20 to $50 \mathrm{k} \Omega$ can be obtained.


Fig 4.3.4 Thick film resistor

### 4.3.4.1 Advantages

$\rightarrow$ They have lesser and small parasitic components and hence their high frequency behaviour is better.
$\rightarrow$ The value of resistors can be easily adjusted even after fabrication by cutting a part of resistor with a laser beam.
$\rightarrow$ They have low temperature coefficient, thereby making them stable.

### 4.3.4.2 Disadvantages

$\rightarrow$ Additional steps required in their fabrication process.

## 15. Explain about MOSFET fabrication. Or explain the fabrication of FET in detail. [Apr/May 2019]

### 4.4 FABRICATION OF FET:

$\rightarrow$ The FET is a device in which the flow of current through the conducting region is controlled by an electric field and hence the name Field Effect Transistor (FET).
$\rightarrow$ Based on the construction, the FETs are classified into 2 types,

- Junction Field Effect Transistor (JFET)
- Metal Oxides Semiconductor Field Effect Transistor (MOSFET)


### 4.4.1 JFET Fabrication

$\rightarrow$ The basic processes used are the same as in BJT fabrication.
$\rightarrow$ The epitaxial layer which formed the collector of the BJT is used as n- Channel of JFET.
$\rightarrow$ The $\mathrm{p}+$ gate is formed in n - channel by the process of ion-implementation or diffusion.
$\rightarrow$ The $\mathrm{n}+$ regions have formed under the source and drain contact regions to provide ohmic contact.


Fig 4.4.1 n- channel JFET

### 4.4.2 Integrated MOSFETs

$\rightarrow$ MOSFETS are classified as follows:
(i) Enhancement mode MOSFET
ii) Depletion mode MOSFET
$\rightarrow$ In MOSFETS gate terminal is isolated from the FET channel by silicon dioxide insulating layer.
$\rightarrow$ As the layer is insulating type, it provides very high input resistance.
$\rightarrow$ In providing superior barrier for impurities penetrating $\mathrm{SiO}_{2}$ layer, silicon nitride $\left(\mathrm{Si}_{3} \mathrm{~N}_{4}\right)$ is sandwiched between two silicon dioxide $\left(\mathrm{SiO}_{2}\right)$ layers.
$\rightarrow$ This helps in increasing overall dielectric constant.
$\rightarrow$ The n-channel MOSFET of enhancement and depletion mode are as shown in the Fig. (a) and (b) respectively.


Fig 4.4.2 n- channel MOSFET
$\rightarrow$ In the enhancement mode MOSFET is in OFF state when gate-source bias is zero while MOSFET turns ON by positive gate source voltage.
$\rightarrow$ In depletion mode, because of n-implanted channel, conduction is possible in ON state for zero gate source voltage, while negative gate source voltage is required to turn it OFF.

## (ii) Write a note on CMOS technology.

Or
Explain CMOS fabrication with neat sketches. (Dec-14) (May-18) (13, 8)

### 4.4.3 FABRICATION OF CMOS:

$\rightarrow$ When n-channel MOSFET and p-channel MOSFET both are integrated on same the device is chip, termed as complementary CMOS.
$\rightarrow$ In CMOS fabrication, $n$-type well is diffused in p-type substrate.
$\rightarrow$ Also p -channel MOSFET is fabricated within this n -well.
$\rightarrow$ Basically this n-well forms substrate for p -channel MOSFET.
$\rightarrow$ In the fabrication of p-channel MOSFET two additional steps are required as compared to n channel MOSFET fabrication.
$\rightarrow$ The additional steps are formation of n-well and ion-implantation of p-type source and drain regions.
$\rightarrow$ The cross section of CMOS IC is as shown in the Fig.


Fig 4.4.3 CMOS process

### 4.5 FABRICATION OF PV CELL

$\rightarrow$ A PV cell means photovoltaic cell or solar cell which works on photovoltaic effect. It generates voltage proportional to the light incident on it.

### 4.5.1 Steps of fabrication of PV cell

### 4.5.1.1 Refining silicon:

$\rightarrow$ The available mineral in earth is $\mathrm{SiO}_{2}$. This is used to obtain silicon by removing oxygen.
$\rightarrow$ For this it is heated to $1500-2000{ }^{\circ} \mathrm{C}$ in an electrode arc furnace with coal and charcoal i.e., reaction with carbon.
$\rightarrow$ The silicon obtained is $98 \%$ pure which contains the impurities like iron, aluminium etc.
$\rightarrow$ To remove these impurities, this silicon reacted with hydrous HCL to obtain SiHCL 3 . Along with hydrogen at $1100{ }^{\circ} \mathrm{C}$ to produce pure silicon.

### 4.5.1.2

Screen printed PV cell fabrication


Fig 4.5 Construction
$\rightarrow$ The first step in this process is to obtain silicon wafer of $10 \times 10 \mathrm{sq} . \mathrm{cm}$ and 0.5 mm thick. It is then p - type doped so as to obtain p - type wafer.
$\rightarrow$ The wafer is then heated in a furnace at $800-1000^{\circ} \mathrm{C}$ with a phosphorous. This cause small amount of phosphorous to be deposited on the outer layer of silicon.
$\rightarrow$ The phosphorous is required below the screen printed contact to maintain low contact resistance.
$\rightarrow$ The wafers cut are then textured by etching pyramids on the wafer surface with a chemical solution. The texturing ensures better light travel inside the wafer by reducing reflection.
$\rightarrow$ The cells are stacked one on the top of the other for removal of the junction at the edge of the wafer. The edges of the cells are etched by a highly reactive plasma gas to remove the junction.
$\rightarrow$ Then the wafer is placed upside down and a screen is lowered onto the rear of the cell along with the metal paste. A full aluminium layer printed on the rear on the cell, with subsequent alloying through firing, produces back surface field.
$\rightarrow$ This is done by placing the cell in a second furnace at a very high temperature. This firing process destroys the rear n-layer so that the aluminium makes contact with the p-type bulk.
$\rightarrow$ The second print of aluminium is required for solderable contact. The cell is then flipped over for the printing on the front.
$\rightarrow$ The front contact is printed in a similar manner as the rear contact. The finished cell is ready for encapsulation into a module.
$\rightarrow$ An extra metal contact strip is soldered to the bus bar during the encapsulation to lower the cell series resistance.
$\rightarrow$ The square shape of a multi crystalline substrate simplifies the packing of cells into a module.

## UNIT - II

## CHARACTERISTICS OF OP-AMP

Ideal OP-AMP characteristics - DC characteristics - AC characteristics - differential amplifier frequencyresponse of OP-AMP - Basic applications of OP-AMP - Inverting and Non-inverting Amplifiers, summer, differentiator and integrator V/I \& I/Vconverters.

## Part - A - 2 Mark Questions

1. List out the ideal characteristics of OP-AMP. (May - 03, 05, 09, Dec-06, 15, Nov/Dec 2019)
i. Infinite voltage gain
ii. Infinite input impedance
iii. Zero output impedance
iv. Infinite bandwidth
v. Infinite CMRR
vi. Infinite Slew Rate
vii. Zero PSRR
2. Define CMRR of an amp. (May -04, 15, Dec-05, 09, 10)
$\rightarrow$ CMRR means Common Mode Rejection Ratio.
$\rightarrow$ The ability of the differential amplifier to reject common mode signals is expressed by the ratio of differential gain to common mode gain which is called its Common Mode Rejection Ratio (CMRR).
$\rightarrow$ It is defined as the ratio of differential voltage gain $\mathrm{A}_{\mathrm{d}}$ to common mode voltage gain $\mathrm{A}_{\mathrm{c}}$.

$$
C M R R=\rho=\left|\frac{A_{d}}{A_{c}}\right|
$$

$\rightarrow$ Ideally the common mode voltage gain is zero and hence the ideal value of CMRR is infinite.
3. Define slew rate. What causes it? (May - 03, 04, 08, Dec - 11)
$\rightarrow$ The maximum rate of change of output voltage with respect to time is called slew rate of the op-amp.
$\rightarrow$ It is expressed as,$S=\left.\frac{d V_{0}}{d t}\right|_{\max }$ and measured in $\mathrm{V} / \mu \mathrm{sec}$.
$\rightarrow$ The slew rate is caused due to limited charging rate of the compensating capacitor and current limiting and saturation of the internal stages of an op-amp, when high frequency large amplitude signal is applied. The slew rate equation is, $S=2 \pi f V_{m}(\mathrm{~V} / \mathrm{sec})$.
4. List the methods used to provide the external frequency compensation. [APR/MAY2019]
$\rightarrow$ The methods used to provide external frequency compensation are:
i. Dominant pole compensation
ii. Pole-Zero compensation
iii. Feed-Forward compensation
5. Mention some of linear applications of OP-AMP. (Dec - 05)
$\rightarrow$ Some of the linear applications of op-amp are:
i. Inverting Amplifier
ii. Non-Inverting Amplifier
iii. Voltage Follower
iv. Integrator
v. Differentiator
vi. Instrumentation Amplifier
6. What is PSRR? What should be its ideal value? (May - 03)
$\rightarrow$ PSRR is power supply rejection ratio. It is defined as the change in the input offset voltage due to the change in one of the two supply voltages when other voltage is maintained constant.
$\rightarrow$ It's ideal value should be zero.
7. What are the merits and demerits of Dominant pole compensation method?

## Merits:

i. As the noise frequency components are outside the smaller bandwidth, the noise immunity of the system improves.
ii. Adjusting value of $\mathrm{f}_{\mathrm{d}}$, adequate phase margin and the stability

## Demerits:

i. The only disadvantage of the method is that the bandwidth reduces drastically.
8. What happens when the common terminal of $V+$ and $V$ - sources is not grounded?
$\rightarrow$ If the common point of the two supplies is not grounded, twice the supply voltage will get applied and it may damage the op-amp.
9. What is meant by differential amplifier?
$\rightarrow$ The differential amplifier is one which amplifies the difference between its two input signals.
$\rightarrow$ The gain with which it amplifies the difference is called its differential gain and ideally it should be infinite.
10. What is frequency compensation?
$\rightarrow$ The method of modifying loop gain frequency response of the op-amp so that it behaves like single break frequency response which provides sufficient positive phase margin is called frequency compensation technique.
11. Design an amplifier with a gain of $\mathbf{- 1 0}$ and input resistance of $\mathbf{1 0 k}$.

Since the gain of the amplifier is negative, an inverting amplifier has been made.
Given that $\mathrm{R}_{1}=10 \mathrm{k} \Omega$
Therefore, $\mathrm{R}_{\mathrm{f}}=-\mathrm{A}_{\mathrm{CL}} \mathrm{R}_{1}$

$$
\begin{aligned}
& =-(-10) \times 10 \mathrm{k} \Omega \\
& =\mathbf{1 0 0} \mathbf{k} \boldsymbol{\Omega}
\end{aligned}
$$

12. An input of 3 V is fed to the non-inverting terminal of an op-amp. The amplifier has a $R_{i}$ of $10 \mathrm{~K} \Omega$ and $R_{f}$ of $10 \mathrm{~K} \Omega$. Find the output voltage.

For a non-inverting amplifier,

$$
A_{f}=1+\frac{R_{f}}{R_{i}}=1+\frac{10}{10}=2
$$

And

$$
A_{f}=\frac{V_{0}}{V_{i n}} \quad \text { where }, \quad V_{\text {in }}=3 V
$$

$$
\therefore \quad V_{0}=A_{f} V_{i n}=2 \times 3=\mathbf{6 V}
$$

13. What is voltage follower? (Dec -09)
$\rightarrow$ A circuit in which the output voltage $\left(\mathrm{V}_{0}\right)$ follows the input voltage $\left(\mathrm{V}_{\text {in }}\right)$ is called voltage follower circuit.

14. In practical op-amps, what is the effect of high frequency on its performance?
$\rightarrow$ The open-loop gain of op-amp decreases at higher frequencies due to the presence of parasitic capacitance.
$\rightarrow$ The closed-loop gain increases at higher frequencies and leads to instability.
15. What is an op-amp? (Dec -05)
$\rightarrow$ The operational amplifier is basically an excellent high gain differential amplifier.
$\rightarrow$ It amplifies the difference between its two inputs.
$\rightarrow$ Due to its use in performing mathematical operations it has been given a name operational amplifier.
16. What is a precision diode? Draw the Circuit diagram of a half wave precision rectifier with waveform. (May - 03)
$\rightarrow$ The major limitation of ordinary diode is that it cannot rectify voltages below the cut - in voltage of the diode.
$\rightarrow$ A circuit designed by placing a diode in the feedback loop of an op - amp is called the precision diode and it is capable of rectifying input signals of the order of milli volt.


Positive precision half wave rectifier


Negative precision half wave rectifier
17. Draw the circuit diagram of an op-amp integrator. Give its output equation and mention its applications. (May-04, 09, Dec - 06, 08)


Op-amp integrator
Its output is given by,

$$
v_{0}(t)=-\frac{1}{R_{1} C_{f}} \int_{0}^{t} v_{i}(t) \cdot d t+v_{0}(0)
$$

The integrator circuits are most commonly used in the following applications:

1. In analog computers
2. In solving differential equations
3. In analog to digital converters
4. Various wave shaping circuits
5. In Ramp Generators
6. Draw the circuit diagram of differentiator using Op-amp. Write the expression for its output. (Dec - 09, May - 10, 17)


Op-amp differentiator
Its output expression is,

$$
v_{0}=-R_{f} C_{1} \frac{d v_{i}}{d t}
$$

19. The two input bias currents of an $O p-a m p$ are $22 \mu \mathrm{~A}$ and $26 \mu \mathrm{~A}$. What is the value of input offset current? Input bias current?

## Given:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{b} 1}=22 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{b} 2}=26 \mu \mathrm{~A}
\end{aligned}
$$

## Solution:

The input offset current is given by,

$$
\begin{gathered}
I_{i o s}=\left|I_{b 1}\right|-\left|I_{b 2}\right| \\
I_{i o s}=|22-26| \mu A \\
\boldsymbol{I}_{\text {ios }}=\mathbf{4} \boldsymbol{\mu} \boldsymbol{A}
\end{gathered}
$$

The input bias current is given by,

$$
\begin{gathered}
I_{b}=\frac{I_{b 1}+I_{b 2}}{2} \\
I_{\boldsymbol{b}}=\frac{22+\mathbf{2 6}}{2}=\mathbf{2 4} \boldsymbol{\mu} \boldsymbol{A}
\end{gathered}
$$

20. Why IC 741 is not used for high frequency applications?
$\rightarrow$ IC741 has a low slew rate because of the predominance of capacitance present in the circuit at higher frequencies.
$\rightarrow$ As frequency increases the output gets distorted due to limited slew rate.
21. Mention some of the non - linear applications of op-amps. (Dec - 05)
$\rightarrow$ Rectifier, peak detector, clipper, clamper, sample and hold circuit, log amplifier, anti $-\log$ amplifier, multiplier are some of the non - linear op-amp circuits.
22. What is the need for frequency compensation in practical op-amp? (Dec - 10)
$\rightarrow$ Frequency compensate on is needed when large bandwidth and lower closed loop gain is desired.
$\rightarrow$ Compensating networks are used to control the phase shift and hence to improve the stability.
23. Define input offset voltage. (Dec - 07, May - 09, 15)
$\rightarrow$ A small voltage applied to the input terminals to make the output voltages zero when the two input terminals are grounded is called input offset voltage.
24. Define input offset current. (Dec - 07, May - 09, 15) State the reasons for the offset currents at the input of the op-amp.
$\rightarrow$ The base currents of the transistors used in the input stage of the differential amplifier are practically finite and the two currents differ in magnitude as perfect matched transistors are not possible in practice.
$\rightarrow$ These currents are responsible for the input bias current and input offset current of an op-amp.
$\rightarrow$ The difference between the bias currents at the input terminals of the op-amp is called as input offset current.

$$
I_{i o s}=\left|I_{b 1}\right|-\left|I_{b 2}\right|
$$

## 25. Define Thermal Drift.

$\rightarrow$ The dependence of the op-amp parameters on the temperature is indicated by a factor called temperature drift.
$\rightarrow$ The change in the op-amp parameter corresponding to the change in the temperature is defined as the thermal drift of that parameter.
$\rightarrow$ Thus $\frac{\Delta V_{i o s}}{\Delta T}$ is called the input offset voltage temperature drift.
26. What is input bias current? (Dec - 07, May - 09)
$\rightarrow$ The base currents of the transistors used in the input stage of the differential amplifier are practically finite and the two currents differ in magnitude as perfect matched transistors are not possible in practice.
$\rightarrow$ These currents are responsible for the input bias current and input offset current of an op-amp.
$\rightarrow$ The input bias current is the average of the two base currents $\mathrm{I}_{\mathrm{b} 1}$ and $\mathrm{I}_{\mathrm{b} 2}$.

$$
I_{b}=\frac{I_{b 1}+I_{b 2}}{2}
$$

27. Draw the circuit of a non-inverting amplifier and state the expression for its gain. (May - 08)


Non-Inverting amplifler
The gain of a non-inverting amplifier is given as,

$$
\text { Gain }=1+\frac{R_{f}}{R_{1}}
$$

28. Calculate the current $I$ in the circuit shown. (May - 07)


## Solution:



Due to virtual ground,
$\begin{array}{ll} & \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V} \\ \text { and } & \mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}\end{array}$
As op-amp input current is zero, current through $1 \mathrm{k} \Omega$ is I.

$$
\therefore I=\frac{V_{C}}{R}=\frac{5}{1 \times 10^{3}}=\mathbf{5} \mathbf{m A}
$$

29. Compare inverting and non-inverting amplifiers. (Dec - 10)

| S. No | Inverting Amplifier | Non-Inverting Amplifier |
| :---: | :--- | :--- |
| 1. | Voltage Gain $=-R_{f} / R_{1}$ | Voltage Gain $=1+R_{f} / R_{1}$ |
| 2. | The output is inverted with respect to input. | No phase shift between input and output. |
| 3. | The voltage gain can be adjusted as greater <br> than, equal to or less than one. | The voltage gain is always greater than one. |
| 4. | The input impedance is $R_{1}$. | The input impedance is extremely large. |

30. How to obtain the average circuit from the inverting summer? (Dec - 09)
$\rightarrow$ In an inverting summer if the values of resistances are selected such that $\mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R}$ and $\mathrm{R}_{\mathrm{f}}=$ $R / 2$ then the output is the average of the two inputs applied to the circuit.
31. Draw the circuit diagram of a practical integrator circuit. (Dec - 06)


Practeal or lossy Integrator circuit
32. What is a V-I converter? (Dec - 08)
$\rightarrow$ The circuit in which the output load current is proportional to the input voltage is called V to I converter.
$\rightarrow$ Mathematically it is given by, $\mathrm{I}_{L} \propto \mathrm{~V}_{\text {in }}$.
33. Draw the circuit of op-amp based V-I converter. (May - 10)


Voltage to current converter whth (a) floating load (b) grounded load
34. Draw the circuit of op-amp based I-V converter. (Dec - 10)


Current to voltage comverter
35. Why integrators are preferred over differentiators in analog computers? (May - 09, Dec 11)
$\rightarrow$ Integrators are preferred in analog computers because,

- Gain of the integrators decreases as frequency increases hence easy to stabilize with respect to spurious oscillations. Gain of the differentiator increases with frequency.
- The input impedance of integrator is constant. While that of differentiator decreases with frequency. So at high frequency it becomes very low and differentiator may get overloaded.
- The differentiator has a tendency to amplify noise and drifts which may cause oscillations.
- It is very easy to introduce initial voltages in case of integrators rather than differentiators.


## 35. Compare the ideal and practical op-amp characteristics. (May-18)

## Ideal OPAMP

Infinite voltage gain, so that it can amplify input signals of any amplitude.

Infinite input resistance, so that almost any signal source can drive it and there is no loading of preceding stage.

Zero output resistance, so that output can drive an infinite number of other devices.

Zero output voltage when input voltage is zero.

## Practical OPAMP

Voltage gain is not infinite, but typically $10^{\wedge} 5$ to $10^{\wedge} 8$, so it is not able to amplify input signals smaller than 100 uV .

Input resistance is typically $10^{\wedge} 6$ to $10^{\wedge} 12$ ohm (for FET input Op-Amps such as uAF771), so still it draws some current and not all source can drive it.

Output resistance is typically 75 ohm for standard OpAmps, so it has limit to deliver current to output devices.

It is not able to give zero at output when input is zero, due to mismatching of input transistors.

## 36. How the op-amp can be used as a voltage follower circuit? (May-18)

Voltage Follower is simply a circuit in which output follows the input, means output voltage remains same as input voltage. It is also commonly known as Unity gain Op-amp Amplifier or Opamp Buffer.
37. The $\mathrm{O} / \mathrm{P}$ voltage of a certain OP -amp circuit changes by 20 v in 4 ms . What is its slew rate? [APR/MAY 2019]
$\mathrm{S}=2 \pi \mathrm{f} \mathrm{V}_{\mathrm{m}} \mathrm{m} / \mathrm{s}$
$\mathrm{T}=4 \mathrm{~ms}$
$\mathrm{F}=1 / \mathrm{T}=1 / 4 \mathrm{~ms}$
$\mathrm{S}=2 \pi \times 1 / 4 \mathrm{~ms} \times 20 \mathrm{v}=314 \mathrm{~m} / \mathrm{s}$

## 38. Distinguish between input offset voltage and input offset current. Nov/Dec 2019.

## Input offset voltage

$\rightarrow$ A small voltage applied to the input terminals to make the output voltages zero when the two input terminals are grounded is called input offset voltage.

## Input offset current

$\rightarrow$ The difference between the bias currents at the input terminals of the op-amp is called as input offset current.

## UNIT - II

## 1. IDEAL OP-AMP CHARACTERISTICS

## Part - B - 16Mark Questions

### 1.1 OPERATIONAL AMPLIFIER:

$\rightarrow$ The operational amplifier, most commonly referred as 'op-amp' was introduced in 1940s. The first operational amplifier was designed in 1948 using vacuum tubes.
$\rightarrow$ In those days, it was used in the analog computers to perform a variety of mathematical operations such as addition, subtraction, multiplication etc. Due to its use in performing mathematical operations it has been given a name operational amplifier.
$\rightarrow$ Due to the use of vacuum tubes, the early op-amps were bulky, power consuming and expensive.
$\rightarrow$ Robert J. Widlar at Fairchild brought out the popular 741 integrated circuit (IC) op-amp between 1964 and 1968.
$\rightarrow$ The IC version of op-amp uses BITS and FETs which are fabricated along with the other supporting components, on a single semiconductor chip or wafer which is of a pinhead size.
$\rightarrow$ With the help of IC op-amp, the circuit design becomes very simple. The variety of useful circuits can be built without the necessity of knowing about the complex internal circuitry.
$\rightarrow$ Moreover, IC op-amps are inexpensive, take up less space and consume less power.
$\rightarrow$ The IC op-amp has become an integral part of almost every electronic circuit which uses linear integrated circuit.
$\rightarrow$ The modern linear IC op-amp works at lower voltages. It is so low in cost that millions are now in use annually.
Key Point: Because of their low cost, small size, versatility, flexibility and dependability, op-amps are used in the fields of process control, communications, computers, power and signal sources, displays and measuring systems. The op-amp is basically an excellent high gain d.c. amplifier.

## Symbol:

The symbol for an op-amp along with its various terminals is as follows:

$\rightarrow$ The op-amp is indicated basically by a triangle which points in the direction of the signal flow. All the op-amps have at least following five terminals:

* The positive supply voltage terminal $\mathrm{V}_{\mathrm{CC}}$ or +V .
* The negative supply voltage terminal - VEEOr V.
* The output terminal.
* The inverting input terminal, marked as negative.
* The non-inverting input terminal, marked as positive.
$\rightarrow$ The input at inverting input terminal results in opposite polarity (antiphase) output.
$\rightarrow$ While the input at non-inverting input terminal results in the same polarity (phase) output.
$\rightarrow$ This is shown in the Fig. (a) and (b). The input and output are in antiphase means having $180^{\circ}$ phase difference in between them while in-phase input and output means having $0^{\circ}$ phase difference in between them.

(a) Input applied to inverting terminal

(b) Input applied to non - inverting terminal


## 1. Draw the Schematic block diagram of the basic OP-AMP.

### 1.2 BLOCK DIAGRAM REPRESENTATION OF OP-AMP:

$\rightarrow$ As mentioned earlier, now-a-days op-amps are available in an integrated Circuit form.
$\rightarrow$ Commercial integrated circuit op-amps usually consist of four cascaded blocks. The block diagram of IC op-amp is shown in the Fig.


Internal block schematic of an op-amp

### 1.2.1 Input Stage:

$\rightarrow$ The input stage requires high input impedance to avoid loading on the sources. It requires two input terminals.
$\rightarrow$ It also requires low output impedance. All such requirements are achieved by using the dual input, balanced output differential amplifier as the input stage.
$\rightarrow$ The function of a differential amplifier is to amplify the difference between the two input signals.
$\rightarrow$ The differential amplifier has high input impedance. This stage provides most of the voltage gain of the amplifier.

### 1.2.2 Intermediate Stage:

$\rightarrow$ The output of the input stage drives the next stage which is an intermediate stage.
$\rightarrow$ This is another differential amplifier with dual input, unbalanced i.e. single ended output.
$\rightarrow$ The overall gain requirement of the op-amp is very high. The input stage alone cannot provide such a high gain.
$\rightarrow$ The main function of the intermediate stage is to provide an additional voltage gain required.
$\rightarrow$ Practically, the intermediate stage is not a single amplifier but the chain of cascaded amplifiers called multistage amplifiers.

### 1.2.3 Level Shifting Stage:

$\rightarrow$ All the stages are directly coupled to each other.
$\rightarrow$ As the op-amp amplifies d.c. signals also, the coupling capacitors are not used to cascade the stages.
$\rightarrow$ Hence the d.c. quiescent voltage level of previous stage gets applied as the input to the next stage.
$\rightarrow$ Hence stage by stage d.c. level increases well above ground potential. Such a high d.c. voltage level may drive the transistor into saturation.
$\rightarrow$ This further may cause distortion in the output due to clipping.
$\rightarrow$ This may limit the maximum a.c. output voltage swing without any distortion.
$\rightarrow$ Hence before the output stage, it is necessary to bring such a high d.c. voltage level to zero volts with respect to ground.
$\rightarrow$ The level shifter stage brings the d.c. level down to ground potential, when no signal is applied at the input terminals.
$\rightarrow$ Then the signal is given to the last stage which is the output stage.
$\rightarrow$ The buffer is usually an emitter follower whose input impedance is very high. This prevents loading of the high gain stage.

### 1.2.4 Output Stage:

$\rightarrow$ The basic requirements of an output stage are low output impedance, large a.c. output voltage swing and high current sourcing and sinking capability.
$\rightarrow$ The push-pull complementary amplifier meets all these requirements and hence used as an output stage.
$\rightarrow$ This stage increases the output voltage swing and keeps the voltage swing symmetrical with respect to ground.
$\rightarrow$ The stage raises the current supplying capability of the op-amp. In short, the overall block diagram can be shown as in the Fig.


### 1.2.5 Currents and Impedances:

$\rightarrow$ Practically an input stage is a transistorised differential amplifier stage using the two transistors.
$\rightarrow$ The base terminals of these two transistors are the two input terminals of the op-amp.
$\rightarrow$ Some small d.c. base current is necessary to maintain the operating state of the transistors.
$\rightarrow$ These two base currents are the input bias currents of the op-amp. Typically the d.c. input current is of the order of 500 nA or less.
$\rightarrow$ The input impedance $\mathrm{Z}_{\text {in }}$ is very high of the order of $1 \mathrm{M} \Omega$ or greater.
$\rightarrow$ To increase the input impedance field effect transistors (FETs) are used instead of bipolar junction transistors (BJTs).
$\rightarrow$ In such a case, gates of the two FETs are the input terminals of the op-amp.
$\rightarrow$ The output stage is an emitter follower having very low output impedance.
$\rightarrow$ The output impedance $\mathrm{Z}_{0}$ is usually $75 \Omega$ and the maximum output current is of the order of 25 mA .

### 1.3 IDEAL OP-AMP CHARACTERISTICS:

2. Explain various characteristics of ideal op-amp. Distinguish between ideal and practical characteristics. (12)

The Fig. shows an ideal op-amp. It has two input signals $V_{1}$ and $V_{2}$ applied to non-inverting and inverting terminals, respectively.


The following things can be observed for the ideal op-amp:
i. An ideal op-amp draws no current at both the input terminals i.e. $\mathrm{I}_{1}=\mathrm{I}_{2}=0$. Thus its input impedance is infinite. Any source can drive it and there is no loading on the driver stage.
ii. The gain of an ideal op-amp is infinite $(\infty)$, hence the differential output $V_{d}=V_{1}-V_{2}$ is essentially zero for the finite output voltage $\mathrm{V}_{0}$.
iii. The output voltage $V_{0}$ is independent of the current drawn from the output terminals. Thus its output impedance is zero and hence output can drive an infinite number of other circuits.
These properties are expressed generally as the characteristics of an ideal op-amp. The various characteristics of an ideal op-amp are:

1. Infinite voltage gain : $(\mathbf{A o L}=\infty)$

It is denoted as Aol. It is the differential open loop gain and is infinite for an ideal opamp.

## 2. Infinite input impedance : $\left(\mathbf{R}_{\text {in }}=\infty\right)$

The input impedance is denoted as $\mathrm{R}_{\mathrm{in}}$ and is infinite for an ideal op-amp. This ensures that no current can flow into an ideal op-amp.

## 3. Zero output impedance : $\left(\mathbf{R}_{\mathbf{0}}=\mathbf{0}\right)$

The output impedance is denoted as $\mathrm{R}_{0}$ and is zero for an ideal op-amp. This ensures that the output voltage of the op-amp remains same, irrespective of the value of the load resistance connected.

## 4. Zero offset voltage : $\left(\mathbf{V}_{\text {ios }}=\mathbf{0}\right)$

The presence of the small output voltage though $\mathrm{V}_{1}=\mathrm{V}_{2}=0$ is called an offset voltage. It is zero for an ideal op-amp. This ensures zero output for zero input signal voltage.

## 5. Infinite bandwidth :

$\rightarrow$ The range of frequency over which the amplifier performance is satisfactory is called its bandwidth.
$\rightarrow$ The bandwidth of an ideal op-amp is infinite.
$\rightarrow$ This means the operating frequency range is from 0 to $\infty$. This ensures that the gain of the opamp will be constant over the frequency range from d.c. (zero frequency) to infinite frequency.
$\rightarrow$ So op-amp can amplify d.c. as well as a.c. signals.

## 6. Infinite CMRR : $(\boldsymbol{\rho}=\infty)$

The ratio of differential gain and common mode gain is defined as CMRR. Thus infinite CMRR of an ideal op-amp ensures zero common mode gain. Due to this common mode noise output voltage is zero for an ideal op-amp.

## 7. Infinite slew rate : $(S=\infty)$

$\rightarrow$ This ensures that the changes in the output voltage occur simultaneously with the changes in the input voltage.
$\rightarrow$ The slew rate is important parameter of op-amp. When the input voltage applied is step type which changes instantaneously then the output also must change rapidly as input changes.
$\rightarrow$ If output does not change with the same rate as input then there occurs distortion in the output.
$\rightarrow$ Such a distortion is not desirable.
$\rightarrow$ Infinite slew rate indicates that output changes simultaneously with the changes in the input voltage.
$\rightarrow$ The parameter slew rate is actually defined as the maximum rate of change of output voltage with time and expressed in $\mathrm{V} / \mu \mathrm{s}$.

$$
\text { Slew rate }=S=\left.\frac{d V_{0}}{d t}\right|_{\max }
$$

It's ideal value is infinite for the op-amp.

## 8. No effect of temperature:

The characteristics of op-amp do not change with temperature.

## 9. Power Supply Rejection Ratio: (PSRR = 0)

$\rightarrow$ he power supply rejection ratio is defined as the ratio of the change in input offset voltage due to the change in supply voltage producing it, keeping other power supply voltage constant.
$\rightarrow$ It is also called power supply sensitivity.
$\rightarrow$ So if $\mathrm{V}_{\mathrm{EE}}$ is constant and due to change in $\mathrm{V}_{\mathrm{CC}}$, there is change in input offset voltage then PSRR is expressed as,

$$
\operatorname{PSRR}=\left.\frac{\Delta V_{i o s}}{\Delta V_{C C}}\right|_{V_{E E}} \text { constant }
$$

For a fixed $\mathrm{V}_{\mathrm{CC}}$, if there is change in $\mathrm{V}_{\mathrm{EE}}$ causing change in input offset voltage then,

$$
\operatorname{PSRR}=\left.\frac{\Delta V_{i o s}}{\Delta V_{E E}}\right|_{V_{E E}} \text { constant }
$$

It is expressed in $\mathrm{mV} / \mathrm{V}$ or $\mu \mathrm{V} / \mathrm{V}$ and its ideal value is zero.
These ideal characteristics of op-amp are summarized as follows:

| Characteristics | Symbol | Values |
| :--- | :---: | :---: |
| Open loop voltage gain | $\mathrm{A}_{\mathrm{OL}}$ | $\infty$ |
| Input Impedance | $\mathrm{R}_{\mathrm{in}}$ | $\infty$ |
| Output Impedance | $\mathrm{R}_{0}$ | 0 |
| Offset Voltage | $\mathrm{V}_{\mathrm{oo}}$ | 0 |
| Bandwidth | $\mathrm{B} . \mathrm{W}$. | $\infty$ |
| C.M.R.R | P | $\infty$ |
| Slew Rate | S | $\infty$ |
| Power Supply Rejection Ratio | PSRR | 0 |

### 1.4 PRACTICAL OP-AMP CHARACTERISTICS:

$\rightarrow$ The characteristics of an ideal op-amp can be approximated closely enough, for many practical op-amps.
$\rightarrow$ But basically the practical op-amp characteristics are little bit different than the ideal op-amp characteristics.
$\rightarrow$ The important d.c. characteristics of op-amp are, 1. Input bias current ( $\mathrm{I}_{\mathrm{b}}$ ), 2. Input offset current ( $\mathrm{I}_{\text {ios }}$ ) 3. Input offset voltage ( $\mathrm{V}_{\text {ios }}$ ), 4. Thermal drift
$\rightarrow$ The various characteristics of a practical op-amp can be described as below.
a) Open loop gain:
$\rightarrow$ It is the voltage gain of the op-amp when no feedback is applied practically it is several thousands.

## b) Input impedance:

$\rightarrow$ It is finite and typically greater than $1 \mathrm{M} \Omega$. But using FETs to; the input stage, it can be increased till several hundred $\mathrm{M} \Omega$.

## c) Output impedance:

$\rightarrow$ It is typically few hundred ohms. With the help of negative feedback, it can be reduced to a very small value like 1 or 2 ohms.
d) Bandwidth:
$\rightarrow$ The bandwidth of practical op-amp in open loop configuration is very small. By application of negative feedback, it can be increased to a desired value.

## e) Input offset voltage:

$\rightarrow$ Whenever both the input terminals of the op-amp are grounded, ideally, the output voltage should be zero.
$\rightarrow$ However, in this condition, the practical op-amp shows a small non zero output voltage.
$\rightarrow$ To make this output voltage zero, a small voltage in millivolts is required to be applied to one of the input terminals.
$\rightarrow$ Such a voltage makes the output exactly zero. This d.c. voltage, which makes the output voltage zero, when the other terminal is grounded is called input offset voltage denoted as $V_{\text {ios }}$.
$\rightarrow$ The input offset voltage depends on the temperature. The concept of input offset voltage is shown in the Fig.

(a)

## Concept of input offset voltage

$\rightarrow$ The $\mathrm{V}_{\text {ios }}$ can be positive or negative hence absolute value of the $\mathrm{V}_{\text {ios }}$ is mentioned in the data sheet.
$\rightarrow$ The smaller the value of $\mathrm{V}_{\text {ios }}$ better is the matching of the input terminals. The input offset voltage depends on the temperature.
$\rightarrow$ Much time voltage to one of the input terminals is applied with the proper polarity so as to null the output, keeping other input terminal grounded. For ideal op-amp, $\mathrm{V}_{\text {ios }}$ is zero, hence practical Op-amp model is generally shown as in the Fig. with the indication of the input offset voltage. For op-amp 741 IC the input offset voltage is 6 mV .


Practical op-amp model with $V_{\text {los }}$

## f) Input bias current:

$\rightarrow$ The average value of the two currents flowing into the op-amp input terminals is called input bias current and denoted as $\mathrm{I}_{\mathrm{b}}$. It is shown in the Fig.


Op-amp input currents.
Mathematically it is expressed as,

$$
I_{b}=\frac{\left|I_{b 1}\right|+\left|I_{b 2}\right|}{2}
$$

Ideally it should be zero while for op-amp 741 IC , maximum value of $\mathrm{I}_{\mathrm{b}}$ is 500 nA .
Key Point: Both $\mathrm{I}_{\text {ios }}$ and $\mathrm{I}_{\mathrm{b}}$ are temperature dependent.

## g) Input offset current:

$\rightarrow$ It is seen that the input stage of the op-amp is the dual input differential amplifier and the input terminals are the base terminals of the two transistors as shown in the Fig.
$\rightarrow$ Hence the input currents of op-amp are the base currents of the two transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ used in the input stage. Ideally, $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ must be perfectly matched and two base currents must be equal.
$\rightarrow$ But practically the two input base currents differ by small amount.

$\rightarrow$ The algebraic difference between the currents flowing into the two input terminals of the opamp is called input offset current and denoted as $\mathrm{I}_{\mathrm{ios}}$.
$\rightarrow$ Mathematically it is expressed as,

$$
I_{i o s}=\left|I_{b 1}\right|-\left|I_{b 2}\right|
$$

Where $\mathrm{I}_{\mathrm{b} 1}=$ Current entering into non-inverting input terminal $\mathrm{I}_{\mathrm{b} 2}=$ Current entering into inverting input terminal
$\rightarrow$ Ideally $\mathrm{I}_{\text {ios }}$ is zero while for op-amp 741 IC; maximum value of $\mathrm{I}_{\text {ios }}$ is 200 nA .
$\rightarrow$ This current is responsible to produce the output though input terminals are grounded.

## 2. D.C. CHARACTERISTICS OF OP-AMP

3. Explain the following terms in an OP-AMP. (Nov-17)

Bias current (4)
$\checkmark$ Input offset current (4)
$\checkmark$ Input offset voltage (4)
$\checkmark$ Thermal drift (4)
Or
Explain various DC and AC characteristics of an op-amp. Distinguish between ideal and practical characteristics. (12)

Or
Discuss in detail about the d.c. characteristics of an op-amp. (Dec - 14) (Nov/ Dec 2019) (13)

## 2. D. C. CHARACTERISTICS OF OP-AMP:

$\rightarrow$ The important d. c. characteristics of op-amp are,
i. Input bias current ( $\mathrm{I}_{\mathrm{b}}$ )
ii. Input offset current ( $\mathrm{I}_{\mathrm{ios}}$ )
iii. Input offset voltage ( $\mathrm{V}_{\mathrm{ios}}$ )
iv. Thermal drift

### 2.1 Input bias current:

$\rightarrow$ The average value of the two currents flowing into the op-amp input terminals is called input bias current and denoted as $\mathrm{I}_{\mathrm{b}}$. It is shown in the Fig.

$\rightarrow$ Mathematically it is expressed as,

$$
I_{b}=\frac{\left|I_{b 1}\right|+\left|I_{b 2}\right|}{2}
$$

$\rightarrow$ Ideally it should be zero while for op-amp 741 IC , maximum value of $\mathrm{I}_{\mathrm{b}}$ is 500 nA .
$\rightarrow$ Key Point: Both $\mathrm{I}_{\mathrm{ios}}$ and $\mathrm{I}_{\mathrm{b}}$ are temperature dependent.
$\rightarrow$ The effect of these parameters is to add the error to the expected d. c. output voltage. These parameters produce output offset voltage $V_{\text {oos }}$.

### 2.2 Input offset current:

$\rightarrow$ It is seen that the input stage of the op-amp is the dual input differential amplifier and the input terminals are the base terminals of the two transistors as shown in the Fig.
$\rightarrow$ Hence the input currents of op-amp are the base currents of the two transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ used in the input stage.
$\rightarrow$ Ideally, $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ must be perfectly matched and two base currents must be equal. But practically the two input base currents differ by small amount.


Concepi of op-amp input currents
$\rightarrow$ The algebraic difference between the currents flowing into the two input terminals of the opamp is called input offset current and denoted as $\mathrm{I}_{\text {ios }}$.
$\rightarrow$ Mathematically it is expressed as,

$$
I_{i o s}=\left|I_{b 1}\right|-\left|I_{b 2}\right|
$$

Where $\mathrm{I}_{\mathrm{b} 1}=$ Current entering into non-inverting input terminal
$\mathrm{I}_{\mathrm{b} 2}=$ Current entering into inverting input terminal
$\rightarrow$ Ideally $\mathrm{I}_{\mathrm{ios}}$ is zero while for op-amp 741 IC, maximum value of $\mathrm{I}_{\mathrm{ios}}$ is 200 nA . This current is responsible to produce the output though input terminals are grounded.

### 2.3 Input offset voltage:

$\rightarrow$ Whenever both the input terminals of the op-amp are grounded, ideally, the output voltage should be zero.
$\rightarrow$ However, in this condition, the practical op-amp shows a small non zero output voltage.
$\rightarrow$ To make this output voltage zero, a small voltage in millivolts is required to be applied to one of the input terminals.
$\rightarrow$ Such a voltage makes the output exactly zero.
$\rightarrow$ This d.c. voltage, which makes the output voltage zero, when the other terminal is grounded is called input offset voltage denoted as $\mathrm{V}_{\text {ios }}$.
$\rightarrow$ The input offset voltage depends on the temperature. The concept of input offset voltage is shown in the Fig.


Concept of input offset voltage
$\rightarrow$ The $\mathrm{V}_{\text {ios }}$ can be positive or negative hence absolute value of the $\mathrm{V}_{\text {ios }}$ is mentioned in the data sheet.
$\rightarrow$ The smaller the value of $\mathrm{V}_{\text {ios }}$ better is the matching of the input terminals.
$\rightarrow$ The input offset voltage depends on the temperature.
$\rightarrow$ Much time voltage to one of the input terminals is applied with the proper polarity so as to null the output, keeping other input terminal grounded.
$\rightarrow$ For ideal op-amp, $\mathrm{V}_{\text {ios }}$ is zero, hence practical Op -amp model is generally shown as in the Fig. with the indication of the input offset voltage. For op-amp 741 IC the input offset voltage is 6 mV .


Practical op-amp modei with $Y_{\text {los }}$

### 2.4 Thermal Drift:

$\rightarrow$ The op-amp parameters input offset voltage $\mathrm{V}_{\mathrm{ios}}$, input bias current $\mathrm{I}_{\mathrm{b}}$ and input offset current $\mathrm{I}_{\text {ios }}$ are not constants but vary with the factors:

* Temperature
* Supply voltage changes
* Time
$\rightarrow$ The effect of change in temperature on the parameters is most severe.


### 2.5 Effect on Input Offset Voltage:

$\rightarrow$ The effect of change in temperature on the input offset voltage is defined by a factor called thermal voltage drift. It is also called as input offset voltage drift.
$\rightarrow$ The thermal voltage drift is defined as average rate of change of input offset voltage per unit change in temperature. Mathematically it is given by,

$$
\text { Input offset voltage drift }=\frac{\Delta V_{\mathrm{ios}}}{\Delta T}
$$

Where, $\Delta \mathrm{V}_{\text {ios }}=$ change in input offset voltage
$\Delta \mathrm{T}=$ change in temperature
$\rightarrow$ It is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$. The drift is not constant and it is not uniform over specified operating temperature range.
$\rightarrow$ The value of the input offset voltage may increase or decrease with the increasing temperature.
$\rightarrow$ The Fig. shows the graph of normalized values of input offset voltage versus temperature, for MC 741 op-amp.


Input offset voltage drift
$\rightarrow$ The input offset voltage is zero at room temperature of $25^{\circ} \mathrm{C}$. Referring to the graph shown in the Fig. the thermal voltage drift values can be obtained.

### 2.6 Effect on Input Offset and Bias Currents:

$\rightarrow$ Similar to the input offset voltage, input bias current and input offset current are not constants but vary with temperature.
$\rightarrow$ The effect of temperature on input bias current is defined by a factor called input bias current drift while effect on input offset current is defined by a factor called input offset current drift.
$\rightarrow$ The average rate of change of input bias current per unit change in temperature is called input bias current drift.
$\rightarrow$ The average rate of input offset current per unit change in temperature is called input offset current drift.
$\rightarrow$ Mathematically these drifts are given by,
Thermal drift in input bias current $=\frac{\Delta I_{b}}{\Delta T}$
Thermal drift in input offset current $=\frac{\Delta I_{\text {ios }}}{\Delta T}$
$\rightarrow$ Both the drifts are measured in $\mathrm{nA} /{ }^{0} \mathrm{C}$ or $\mathrm{pA} /{ }^{0} \mathrm{C}$. These parameters vary randomly with temperature i.e. they may be positive in one temperature range and negative in another.
$\rightarrow$ The Fig. shows the graph of normalized values of input bias current and input offset current versus temperature, for MC1741 op-amp.
$\rightarrow$ These curves are different for different types of op-amps and are generally provided by the manufacturers.


Input bias current drift
$\rightarrow$ The input offset current is assumed to be zero at room temperature of $25^{\circ} \mathrm{C}$.
$\rightarrow$ Practically no information is available about the change in input bias current versus temperature.
$\rightarrow$ Infact when compensating resistance $\mathrm{R}_{\text {comp }}$ is used, there is no need to consider the change in input bias current as a function of change in temperature.

## 3. A.C. CHARACTERISTICS OF OP-AMP:

$\rightarrow$ The important a. c. characteristics of op-amp are,
i. Slew Rate
ii. Frequency Response

### 3.1.Slew Rate:

4. What is slew rate? List the causes of slew rate and explain its significance in applications. (Nov-15)
$\rightarrow$ The slew rate is defined as the maximum rate of change of output voltage with time. The slew rate is specified in $V / \mu \mathrm{sec}$. Thus,

$$
\text { Slew Rate }=S=\left.\frac{d V_{0}}{d t}\right|_{\max }
$$

$\rightarrow$ The slew rate is caused due to limited charging rate of the compensating capacitor and current limiting and saturation of the internal stages of an op-amp, when a high frequency, large amplitude signal is applied.
$\rightarrow$ The internal capacitor voltage cannot change instantaneously. It is given by $\frac{d v_{c}}{d t}=\frac{1}{c}$. For large charging rate, the capacitor should be small or charging current should be large.
$\rightarrow$ Hence the slew rate for the op-amp whose maximum internal capacitor charging current is known, can be obtained as

$$
S=\frac{I_{\max }}{C}
$$

### 3.1.1 Effect of Slew Rate:

$\rightarrow$ Consider a circuit using op-amp having unity gain. Thus output is same as input. If the input is square wave, output has to be square wave.
$\rightarrow$ But this is observed for certain frequency of input. Due to slew rate of an op-amp, for a particular input frequency, output gets distorted as shown in the Fig.


Effect of slew rate
$\rightarrow$ Then observing such a distorted waveform on CRO the slew rate can be obtained as,

$$
S=\frac{\Delta V_{0}}{\Delta t} \quad V / \mu s e c
$$

$\rightarrow$ The typical value of S for IC $741 \mathrm{op}-\mathrm{amp}$ is $0.5 \times 10^{6} \mathrm{~V} / \mathrm{sec}$ i.e. $0.5 \mathrm{~V} / \mu \mathrm{sec}$. ideally, it should be infinite.
$\rightarrow$ Key Point: Higher the value of $S$ better is the performance of op-amp.

### 3.1.2 Slew Rate Equation:

$\rightarrow$ Consider unity gain op-amp circuit with purely sinusoidal input. The output must be same as input.

$$
\begin{aligned}
& V_{s}=V_{m} \sin \omega t \\
& V_{o}=V_{m} \sin \omega t \\
\therefore \quad & \frac{d V_{o}}{d t}=V_{m}(\omega \cos \omega t)
\end{aligned}
$$

But

$$
\text { Slew Rate }=S=\left.\frac{d V_{0}}{d t}\right|_{\max }
$$

The third equation has maximum value when $\cos \omega \mathrm{t}=1$.

$$
\begin{aligned}
& \therefore \quad S=V_{m} \omega=2 \pi f V_{m} \\
& \therefore \quad S=2 \pi f V_{m} \quad V / \mu s e c
\end{aligned}
$$

This is the slew rate equation.
$\rightarrow$ For distortion free output, the maximum allowable input frequency $\mathrm{f}_{\mathrm{m}}$ can be obtained as,

$$
\therefore \quad f_{m}=\frac{S}{2 \pi V_{m}} \quad \mathrm{~Hz}
$$

$\rightarrow$ This is also called full power bandwidth of the op-amp. The $\mathrm{V}_{\mathrm{m}}$ is peak of output waveform.

### 3.2. Frequency Response of Op -amp:

$\rightarrow$ Ideally, an op-amp should have an infinite bandwidth. This means the gain of op-amp must remain same for all the frequencies from zero to infinite.
$\rightarrow$ Till now we have assumed gain of the op-amp as constant but practically op-amp gain decreases at higher frequencies. Such a gain reduction with respect to frequency is called roll off.
$\rightarrow$ This happens because gain of the op-amp depends on the frequency and hence mathematically it is a complex number.
$\rightarrow$ Its magnitude and the phase angle changes with the frequency.
$\rightarrow$ The plot showing the variations in magnitude and phase angle of the gain due to the change in frequency is called frequency response of the op-amp.
$\rightarrow$ In such plots, to accommodate large range of frequency, it is plotted on a logarithmic scale.
$\rightarrow$ The gain magnitude can be plotted as a numerical value or may be expressed in decibels. When the gain in decibels, phase angle in degrees is plotted against logarithmic scale of frequency, the plot is called Bode plot.
$\rightarrow$ The manner in which the gain of the op-amp changes with variation in frequency is known as the magnitude plot and the manner in which the phase shift changes with variation in frequency is known as the phase angle plot.
$\rightarrow$ Generally magnitude plot is supplied by the manufacturers. The dependence of gain of the opamp on frequency is basically because of presence of capacitive component in the equivalent circuit of the op-amp.
$\rightarrow$ As Op-amp uses BJT and FET, which have the junction capacitances which is very small, but at high frequency, these offer decreased reactance.
$\rightarrow$ Not only the BJT and FET, but the construction of op-amp also contributes to the presence of capacitance.
$\rightarrow$ All the resistors and transistors in op-amp are fabricated on the material called substrate which acts as an insulator.
$\rightarrow$ Similarly there are conducting material wires, connecting the various components. The two conductors separated by an insulator produce capacitive effect.
$\rightarrow$ Hence overall there exists a capacitive effect in the op-amp. To obtain the frequency response, consider the high frequency model of the op-amp with a capacitor C at the output, taking into account the capacitive effect present. It is shown in the Fig.


High frequency model of op-amp
$\rightarrow$ Let $-j X_{C}$ be the capacitive reactance due to the capacitor C. From the above Fig. using voltage divider rule,

$$
\begin{aligned}
& \qquad V_{o}=-j X_{C}\left[\frac{A_{O L} V_{d}}{R_{O}-j X_{C}}\right] \\
& \text { Now, } \quad-j=\frac{1}{j} \quad \text { and } \quad X_{C}=\frac{1}{2 \pi f C}
\end{aligned}
$$

$$
\begin{aligned}
& V_{o}=\frac{\frac{1}{j 2 \pi f C}}{R_{O}+\frac{1}{j 2 \pi f C}}\left(A_{O L} V_{d}\right) \\
& \therefore \quad V_{O}=\frac{A_{O L} V_{d}}{1+j 2 \pi f C R_{O}}
\end{aligned}
$$

$\rightarrow$ Hence the open loop voltage gain as a function of frequency is,

$$
A_{O L}(f)=\frac{V_{o}}{V_{d}}=\frac{A_{O L}}{1+j 2 \pi f C R_{O}}
$$

Let, $\quad f_{0}=\frac{1}{2 \pi R_{O} C}$

$$
A_{O L}(f)=\frac{A_{O L}}{1+j\left(\frac{f}{f_{0}}\right)}
$$

Where, $A_{O L}(f)=$ Open loop gain as a function of frequency
$A_{O L}=$ Gain of op-amp at 0 Hz i.e. d.c.
$\mathrm{f}=$ Operating frequency
$\mathrm{f}_{0}=$ Break frequency or cut off frequency of op-amp
$\rightarrow$ For a given op-amp and selected value of C , the frequency $\mathrm{f}_{0}$ is constant. The above equation can be written in polar form as,

$$
\begin{gathered}
\left|A_{O L}(f)\right|=\frac{A_{O L}}{\sqrt{1+\left(\frac{f}{f_{0}}\right)^{2}}} \\
<A_{O L}(f)=\varnothing(f)=-\tan ^{-1}\left(\frac{f}{f_{0}}\right)
\end{gathered}
$$

At $\mathrm{f}=0 \mathrm{~Hz}$, the magnitude is Aol, while $\emptyset(f)=0^{0}$.
$\rightarrow$ For IC $741 \mathrm{op-amp}, \mathrm{f}_{0}=5 \mathrm{~Hz}$ and the open loop gain 200,000, we can calculate gain and phase shifts at various frequencies as given below:

| Frequency, $\mathbf{f}(\mathbf{H z})$ | $\left\|\boldsymbol{A}_{\boldsymbol{O L}}(\boldsymbol{f})\right\|=\mathbf{2 0} \log \frac{\boldsymbol{A}_{\boldsymbol{O L}}}{\sqrt{\mathbf{1}+\left(\frac{\boldsymbol{f}}{f_{0}}\right)^{2}}}(\mathrm{~dB})$ | $\emptyset(\boldsymbol{f})=-\boldsymbol{\operatorname { t a n }}^{\mathbf{- 1}}\left(\frac{\boldsymbol{f}}{f_{\mathbf{0}}}\right)$ (degrees) |
| :---: | :---: | :---: |
| 0 | 106.02 dB | $0^{0}$ |
| 5 | 103.01 dB | $-45^{0}$ |
| 10 | 99.03 dB | $-63.43^{0}$ |
| 100 | 79.98 dB | $-87.13^{0}$ |
| 1000 | 60.00 dB | $-89.71^{0}$ |
| $100 \times 10^{3}$ | 20.00 dB | $-89.99^{0}$ |
| $1 \times 10^{6}$ | 0 dB | $-89.999^{0}$ |

$\rightarrow$ As the frequency increases till $\mathrm{f}_{0}$, the gain is almost constant but after $\mathrm{f}_{0}$, the gain reduces with a rate of $-20 \mathrm{~dB} /$ decade.
$\rightarrow$ The maximum possible phase shift is $-90^{\circ}$.Hence the frequency response is shown as in the Fig.

$\rightarrow$ The following observations can be made from the frequency response of an op-amp:
i) The open loop gain $A_{o L}$ is almost constant from 0 Hz to the break frequency $\mathrm{f}_{0}$.
ii) At $f=f_{0}$, the gain is 3 dB down from its value at 0 Hz . Hence the frequency $f_{0}$ is also called as $\mathbf{- 3} \mathbf{~ d B}$ frequency. It is also known as corner frequency.
iii) After $\mathrm{f}=\mathrm{f}_{0}$, the gain $\mathrm{A}_{\mathrm{OL}}$ (f) decreases at a rate of $20 \mathrm{~dB} /$ decade or 6 dB / octave. A decade is 10 times change in frequency while octave is 2 times change in frequency. As gain decreases, slope of the magnitude plot is $-20 \mathrm{~dB} /$ decade or -6 dB / octave, after $\mathrm{f}=\mathrm{f}_{0}$.
iv) At a certain frequency, the gain reduces to 0 dB . This means $20 \log \left|\mathrm{~A}_{\text {oL }}(\mathrm{f})\right|$ is 0 dB i.e. $\left|A_{o l}(\mathrm{f})\right|=1$. Such a frequency is called gain cross-over frequency or unity gain bandwidth (UGB). It is also called closed loop bandwidth. UGB is the gain bandwidth product only if an opamp has a single break frequency, before $\mathrm{A}_{\mathrm{ol}}(\mathrm{f}) \mathrm{dB}$ is zero.
$\rightarrow$ For an op-amp with single break frequency $f_{0}$, after $f_{0}$ the gain bandwidth product is equal to UGB.

$$
\mathrm{UGB}=\mathrm{A}_{\mathrm{oL}} \mathrm{f}_{0}
$$

$\rightarrow$ The op-amp for which there is only one change in the slope of the magnitude plot is called as single break frequency op-amp.
$\rightarrow$ For a single break frequency, we can write,

$$
\mathrm{UGB}=\mathrm{A}_{\mathrm{f}} \mathrm{f}_{\mathrm{f}}
$$

Where, $\mathrm{A}_{\mathrm{f}}=$ Closed loop voltage gain
$\mathrm{f}_{\mathrm{f}}=$ Bandwidth with feedback
v) The phase angle of an op-amp with a single break frequency varies between $0^{0}$ and $90^{\circ}$. The maximum possible phase shift is $-90^{\circ}$, i.e. output voltage lags input voltage by $90^{\circ}$ when phase shift is maximum.
vi) At a corner frequency $f=f_{0}$, the phase shift is $-45^{0}$.

## 4. DIFFERENTIAL AMPLIFIER

5. Draw the circuit of differential amplifier and derive the expression for output voltage in it. (8)

## 4. DIFFERENTIAL AMPLIFIER:

$\rightarrow$ The differential amplifier amplifies the difference between two input voltage signals. Hence it is also called difference amplifier. Consider an ideal differential amplifier shown in the Fig.

$\rightarrow V_{1}$ and $V_{2}$ are the two input signals while $V_{0}$ is the single ended output. Each signal is measured with respect to the ground.
$\rightarrow$ In an ideal differential amplifier, the output voltage $\mathrm{V}_{0}$ is proportional to the difference between the two input signals. Hence we can write,

$$
V_{0} \propto\left(V_{1}-V_{2}\right)
$$

### 4.1 Features of Differential Amplifier:

The various features of a differential amplifier are:

1. High differential voltage gain
2. Low common mode gain
3. High CMRR
4. Two input terminals
5. High input impedance
6. Large bandwidth
7. Low offset voltages and currents
8. Low output impedance

### 4.2 Transistorised Differential Amplifier:

$\rightarrow$ The transistorised differential amplifier basically uses the emitter biased circuits which are identical in characteristics.
$\rightarrow$ Such two identical emitter biased circuits are shown in the Fig.The two transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ have exactly matched characteristics.
$\rightarrow$ The two collector resistances $\mathrm{R}_{\mathrm{C} 1}$ and $\mathrm{R}_{\mathrm{C} 2}$ are equal while the two emitter resistances $\mathrm{R}_{\mathrm{E} 1}$ and $\mathrm{R}_{\mathrm{E} 2}$ are also equal. Thus, $\mathrm{R}_{\mathrm{C} 1}=\mathrm{R}_{\mathrm{C} 2}$ and $\mathrm{R}_{\mathrm{E} 1}=\mathrm{R}_{\mathrm{E} 2}$
$\rightarrow$ The magnitudes of $+\mathrm{V}_{\mathrm{CC}}$ and $-\mathrm{V}_{\mathrm{EE}}$ are also same. The differential amplifier can be obtained by using such two emitter biased circuits. This is achieved by connecting emitter $\mathrm{E}_{1}$ of $\mathrm{Q}_{1}$ to the emitter $\mathrm{E}_{2}$ of $\mathrm{Q}_{2}$.
$\rightarrow$ Due to this, $\mathrm{R}_{\mathrm{E} 1}$ appears in parallel with $\mathrm{R}_{\mathrm{E} 2}$ and the combination can be replaced by a single resistance denoted as $\mathrm{R}_{\mathrm{E}}$.
$\rightarrow$ The base $B_{1}$ of $Q_{1}$ is connected to the input 1 which is $V_{S 1}$ while the base $B_{2}$ of $Q_{2}$ is connected to the input 2 which is $\mathrm{V}_{\mathrm{S} 2}$.


Emitter biased circuits
$\rightarrow$ The supply voltages are measured with respect to ground. The balanced output is taken between the collector $\mathrm{C}_{1}$ of $\mathrm{Q}_{1}$ and the collector $\mathrm{C}_{2}$ of $\mathrm{Q}_{2}$.
$\rightarrow$ Such an amplifier is called emitter coupled differential amplifier. The two collector resistances are same hence can be denoted as $\mathrm{R}_{\mathrm{C}}$.
$\rightarrow$ The output can be taken between two collectors or in between one of the two collectors and the ground.
$\rightarrow$ When the output is taken between the two collectors, none of them is grounded then it is called balanced output, double ended output or floating output.
$\rightarrow$ When the output is taken between any of the collectors and the ground, it is called unbalanced output or single ended output.
$\rightarrow$ The complete circuit diagram of such a basic dual input, balanced output differential amplifier is shown in the Fig.


Dual input, balanced output differential amplifler
$\rightarrow$ As the output is taken between two output terminals, none of them is grounded, it is called balanced output differential amplifier.
$\rightarrow$ Let us study the circuit operation in the two modes namely:

* Differential mode operation
* Common mode operation.


### 4.3 Modes of operation:

### 4.3.1 Differential Mode Operation:

$\rightarrow$ In the differential mode, the two input signals are different from each other.
$\rightarrow$ Consider the two input signals which are same in magnitude but $180^{\circ}$ out of phase.
$\rightarrow$ These signals, with opposite phase can be obtained from the center tap transformer.
$\rightarrow$ The circuit used in differential mode operation is shown in the Fig.
$\rightarrow$ Assume that the sine wave on the base of $\mathrm{Q}_{1}$ is positive going while on the base of $\mathrm{Q}_{2}$ it is negative going.
$\rightarrow$ With a positive going signal on the base of $\mathrm{Q}_{1}$, an amplified negative going signal develops on the collector of $\mathrm{Q}_{1}$.
$\rightarrow$ Due to positive going signal, current through $\mathrm{R}_{\mathrm{E}}$ also increases and hence a positive going wave is developed across $\mathrm{R}_{\mathrm{E}}$.


Differential mode operation
$\rightarrow$ Due to negative going signal on the base of $\mathrm{Q}_{2}$, an amplified positive going signal develops on the collector of $\mathrm{Q}_{2}$.
$\rightarrow$ And a negative going signal develops across $\mathrm{R}_{\mathrm{E}}$, because of emitter follower action of $\mathrm{Q}_{2}$.
$\rightarrow$ So signal voltages across $\mathrm{R}_{\mathrm{E}}$, due to the effect of $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are equal in magnitude and $180^{\circ}$ out of phase, due to matched pair of transistors.
$\rightarrow$ Hence these two signals cancel each other and there is no signal across the emitter resistance.
$\rightarrow$ Hence there is no a.c. signal current flowing through the emitter resistance. Hence $R_{E}$ in this case does not introduce negative feedback.
$\rightarrow$ While $\mathrm{V}_{0}$ is the output taken across collector of $\mathrm{Q}_{1}$ and collector of $\mathrm{Q}_{2}$, the two outputs on collector 1 and 2 are equal in magnitude but opposite in polarity.
$\rightarrow$ And $\mathrm{V}_{0}$ is the difference between these two signals, e.g. $+10-(-10)=+20$.
Key Point: Hence the difference output $\mathrm{V}_{0}$ is twice as large as the signal voltage from either collector to ground.

### 4.3.2 Common Mode Operation:

$\rightarrow$ In this mode, the signals applied to the base of $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are derived from the same source.
$\rightarrow$ So the two signals are equal in magnitude as well as in phase. The circuit diagram is shown in the Fig.
$\rightarrow$ In-phase signal voltages at the bases of $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ causes an in-phase signal voltage to appear across $\mathrm{R}_{\mathrm{E}}$, which are added together.
$\rightarrow$ Hence $R_{E}$ carries a signal current and provides a negative feedback. This feedback reduces the common mode gain of differential amplifier.

$\rightarrow$ While the two signals causes in phase signal voltages of equal magnitude to appear across the two collectors of $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$, the output voltage is the difference between the two collector voltages, which are equal and also same in phase, e.g. $(10)-(10)=0$.
$\rightarrow$ Thus the difference output $\mathrm{V}_{0}$ is almost zero, negligibly small. Ideally it should be zero.

### 4.4 D.C. ANALYSIS OF DIFFERENTIAL AMPLIFIER:

6. Draw the circuit of a symmetrical emitter coupled differential amplifier and derive for CMRR. (Nov-17) (16)
(or)
Explain the working principles of emitter coupled differential amplifier. (May-18) (7)
$\rightarrow$ The d.c. analysis means to obtain the operating point values i.e. $\mathrm{I}_{\mathrm{CQ}}$ and $\mathrm{V}_{\mathrm{CEQ}}$ for the transistors used.
$\rightarrow$ The supply voltages are d.c. while the input signals are a.c., so d.c. equivalent circuit can be obtained simply by reducing the input a.c. signals to zero.
$\rightarrow$ The d.c. equivalent circuit thus obtained is shown in the figure below.
$\rightarrow$ Assuming $\mathrm{R}_{\mathrm{s} 1}=\mathrm{R}_{\mathrm{S} 2}$, the source resistance is simply denoted by $\mathrm{R}_{\mathrm{s}}$.
$\rightarrow$ The transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are matched transistors and hence for such a matched pair we can assume:

* Both the transistors have the same characteristics.
* $R_{E 1}=R_{E 2}$ hence $R_{E}=R_{E 1} \| R_{E 2}$.
* $\mathrm{R}_{\mathrm{C} 1}=\mathrm{R}_{\mathrm{C} 2}$ hence denoted as $\mathrm{R}_{\mathrm{C}}$.
* $\left|\mathrm{V}_{\mathrm{CC}}\right|=\left|\mathrm{V}_{\mathrm{EE}}\right|$ and both are measured with respect to ground.

D.C. equivalent circuit
$\rightarrow$ As the two transistors are matched and circuit is symmetrical, it is enough to find out operating point ICQ and $V_{\text {CEQ }}$, for any one of the two transistors.
$\rightarrow$ The same is applicable for the other transistor.
$\rightarrow$ Applying KVL to base-emitter loop of the transistor $\mathrm{Q}_{1}$,

$$
\begin{equation*}
-I_{B} R_{S}-V_{B E}-2 I_{E} R_{E}+V_{E E}=0 \tag{1}
\end{equation*}
$$

$$
\begin{align*}
& \mathrm{I}_{\mathrm{C}}=\beta \mathrm{I}_{\mathrm{B}} \text { and } \mathrm{I}_{\mathrm{C}} \approx \mathrm{I}_{\mathrm{E}} \\
& \therefore I_{B}=\frac{I_{E}}{\beta} \tag{2}
\end{align*}
$$

Substituting I equation (1), we get,

$$
\begin{align*}
& \frac{-I_{E} R_{S}}{\beta}-V_{B E}-2 I_{E} R_{E}+V_{E E}=0  \tag{3}\\
& \therefore I_{E}\left[\frac{-R_{S}}{\beta}-2 R_{E}\right]+V_{E E}-V_{B E}=0  \tag{4}\\
& \therefore I_{E}=\frac{V_{E E}-V_{B E}}{\frac{R_{S}}{\beta}+2 R_{E}} \tag{5}
\end{align*}
$$

where,

$$
\mathrm{V}_{\mathrm{BE}}=0.6 \text { to } 0.7 \mathrm{~V} \text { for silicon }
$$

$$
=0.2 \mathrm{~V} \text { for germanium }
$$

$\rightarrow$ In practice, generally $\mathrm{R}_{\mathrm{S}} / \beta \ll 2 \mathrm{R}_{\mathrm{E}}$

$$
\begin{equation*}
\therefore I_{E}=\frac{V_{E E}-V_{B E}}{2 R_{E}} \tag{6}
\end{equation*}
$$

$\rightarrow$ From the equation (6), we can observe that,

* $\mathrm{R}_{\mathrm{E}}$ determines the emitter current of $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ for the known value of $\mathrm{V}_{\mathrm{EE}}$.
* The emitter current through $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ is independent of collector resistance $\mathrm{R}_{\mathrm{C}}$.
$\rightarrow$ Now let us determine $\mathrm{V}_{\mathrm{CE}}$. As $\mathrm{I}_{\mathrm{E}}$ is known and $\mathrm{I}_{\mathrm{E}} \approx \mathrm{I}_{\mathrm{C}}$, we can determine the collector voltage of $\mathrm{Q}_{1}$ as

$$
\begin{equation*}
V_{C}=V_{C C}-I_{C} R_{C} \tag{7}
\end{equation*}
$$

$\rightarrow$ Neglecting the drop across $\mathrm{R}_{\mathrm{S}}$, we can say that the voltage at the emitter of $\mathrm{Q}_{1}$ is approximately equal to $-V_{\mathrm{BE}}$. Hence the collector to emitter voltage is

$$
V_{C E}=V_{C}-V_{E}=V_{C C}-I_{C} R_{C}-\left(-V_{B E}\right)
$$

$$
\begin{equation*}
V_{C E}=V_{C C}-I_{C} R_{C}+V_{B E} \tag{8}
\end{equation*}
$$

$\rightarrow$ Hence $\mathrm{I}_{\mathrm{E}}=\mathrm{I}_{\mathrm{C}}=\mathrm{I}_{\mathrm{CQ}}$ while $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CEQ}}$ for given values of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$.
$\rightarrow$ In the equation (6), the sign of $\mathrm{V}_{\mathrm{EE}}$ is already considered to be negative, while deriving it.
$\rightarrow$ Hence while using this equation to solve the problem, only the magnitude of $\mathrm{V}_{\mathrm{EE}}$ should be used and negative sign of $\mathrm{V}_{\mathrm{EE}}$ should not be used again.
$\rightarrow$ Thus for both the transistors, we can determine operating point values, using equations (6) and (8).

### 4.5 A.C. ANALYSIS USING h-PARAMETERS:

$\rightarrow$ In the A.C. analysis, we will calculate the differential gain $\mathrm{A}_{\mathrm{d}}$, common mode gain $\mathrm{A}_{\mathrm{c}}$, of the differential amplifier circuit, using the h-parameters.

### 4.5.1 Differential mode Gain ( $A_{d}$ ):

$\rightarrow$ The a.c. equivalent circuit of a differential amplifier is given as follows:


Small signal equivalent clrcult of differential half circuit using $h$-parameter model

From the figure,

$$
v_{01}=-i_{C} R_{C}=-h_{f e} i_{b} R_{C}
$$

And

$$
\frac{v_{d}}{2}=i_{b} h_{i e}
$$

Therefore, the differential mode gain, $A_{D M}$ is given by

$$
A_{d}=\frac{v_{01}}{v_{d}}=-\frac{1}{2} \frac{h_{f e}}{h_{i e}} R_{C} \quad \text { (Single ended output) }
$$

Similarly, we may write,

$$
A_{d}=\frac{v_{02}}{v_{d}}=\frac{1}{2} \frac{h_{f e}}{h_{i e}} R_{C} \quad(\text { Single ended output })
$$

The output is taken differentially between the two collectors, then

$$
A_{d}=\frac{v_{01}-v_{02}}{v_{d}}=-\frac{h_{f e}}{h_{i e}} R_{C} \quad(\text { differential output })
$$

In the above analysis, the source resistance $\mathrm{R}_{\mathrm{S}}$ has not been taken into account.

### 4.5.2 Common mode Gain ( $\mathbf{A}_{\mathbf{c}}$ ):

$\rightarrow$ Now consider the case when $v_{1}$ and $v_{2}$ both are increased by an incremental voltage $v_{c}$.
$\rightarrow$ The differential signal $\mathrm{v}_{\mathrm{d}}$ now is zero and common-mode signal is $\mathrm{v}_{\mathrm{c}}$. Both the collector currents $\mathrm{i}_{\mathrm{C} 1}$ and $\mathrm{i}_{\mathrm{C} 2}$ will increase by an incremental current ic.
$\rightarrow$ The current through $\mathrm{R}_{\mathrm{E}}$ now increases by 2 i c .

common-mode half circuit
$\rightarrow$ The voltage, $\mathrm{V}_{\mathrm{E}}$ at emitter node is now $2 \mathrm{i} \mathrm{C} \mathrm{R}_{\mathrm{E}}$ and no longer constant. In order to draw the common mode half circuit, replace resistance $\mathrm{R}_{\mathrm{E}}$ by $2 \mathrm{R}_{\mathrm{E}}$ as shown in figure above.
$\rightarrow$ The common mode gain, $\mathrm{A}_{\mathrm{c}}$, using h-parameter model can be easily computed as,

$$
A_{c}=\frac{v_{01}}{v_{c}}=\frac{-h_{f e} R_{C}}{h_{i e}+2\left(1+h_{f e}\right) R_{E}}
$$

$\rightarrow$ It can be seen that, if the output is taken differentially, then the output voltage $\mathrm{v}_{01}-\mathrm{v}_{02}$ will be zero and the common mode gain will be zero.
$\rightarrow$ However, if the output is taken single ended, the common mode gain will be finite.

### 4.5.3 CMRR:

7. How the CMRR increased using constant current source? (May-18) (6)
$\rightarrow$ CMRR means Common Mode Rejection Ratio.
$\rightarrow$ The ability of the differential amplifier to reject common mode signals is expressed by the ratio of differential gain to common mode gain which is called its Common Mode Rejection Ratio (CMRR).
$\rightarrow$ It is defined as the ratio of differential voltage gain $\mathrm{A}_{\mathrm{d}}$ to common mode voltage gain $\mathrm{A}_{\mathrm{c}}$.

$$
C M R R=\rho=\left|\frac{A_{d}}{A_{c}}\right|
$$

$\rightarrow$ Ideally the common mode voltage gain is zero and hence the ideal value of CMRR is infinite.
$\rightarrow$ For a differential input, differential output, we get,

$$
\begin{gathered}
C M R R \cong \frac{-\frac{h_{f e}}{h_{i e}} R_{C}}{\frac{-h_{f e} R_{C}}{h_{i e}+2\left(1+h_{f e}\right) R_{E}}} \\
C M R R=\frac{h_{i e}+2\left(1+h_{f e}\right) R_{E}}{h_{i e}} \\
C M R R=1+\frac{2\left(1+h_{f e}\right) R_{E}}{h_{i e}} \\
C M R R \cong \frac{2\left(1+h_{f e}\right) R_{E}}{h_{i e}}
\end{gathered}
$$

## 5. FREQUENCY COMPENSATION:

## 8. Explain the frequency compensation techniques of OP-AMP. (Dec - 12) (16)

 (or)Explain in detail about various methods of frequency compensation used in operational amplifiers. (May-15, 17) (Dec-15) (8)
$\rightarrow$ In order to obtain larger bandwidth and low voltage gain, compensation is required. There are mainly two compensations required namely:

* External Compensation
* Internal Compensation


### 5.1 External Compensation Technique:

$\rightarrow$ As mentioned earlier, the compensating network is connected to the system externally to alter the response as per the requirement.
$\rightarrow$ There are three such external compensation techniques used in practice.

1) Dominant pole compensation
2) Pole-Zero compensation
3) Feed-forward compensation

### 5.1.1 Dominant Pole Compensation:

$\rightarrow$ Consider an op-amp with three break frequencies and its loop gain is say A.

$$
A=\frac{A_{O L}}{\left(1+j \frac{f}{f_{1}}\right)\left(1+j \frac{f}{f_{2}}\right)\left(1+j \frac{f}{f_{3}}\right)}
$$

$\rightarrow$ In this loop gain, the dominant pole is introduced by adding a compensating network. Such a network is nothing but a simple R-C network as shown in the Fig.

$\rightarrow$ The dominant pole means the pole with magnitude much smaller than the existing poles.
$\rightarrow$ Hence the break frequency of the compensating network is the smallest compared to the existing break frequencies.
$\rightarrow$ The transfer function of the compensating network can be obtained as:
$\mathrm{A}_{1}=$ Transfer function of compensating network

$$
A_{1}=\frac{V_{o}}{V_{o}^{\prime}}
$$

By the voltage divider rule applied to the network,

$$
A_{1}=\frac{V_{o}}{V_{o}^{\prime}}=\frac{-j X_{C}}{R-j X_{C}}
$$

$$
=\frac{-\frac{j}{2 \pi f C}}{R-\frac{j}{2 \pi f C}}=\frac{1}{\frac{R}{\left(-\frac{j}{2 \pi f C}\right)}+1}
$$

As $\frac{1}{-j}=j$, we can write

$$
\therefore \quad A_{1}=\frac{1}{1+j\left(\frac{f}{f_{d}}\right)}
$$

Where, $\mathrm{f}_{\mathrm{d}}=$ break frequency of the compensating network
$\rightarrow$ Hence the compensated transfer function becomes,

$$
A^{\prime}=\frac{A^{\prime}=A A_{1}}{\left(1+j \frac{f}{f_{d}}\right)\left(1+j \frac{f}{f_{1}}\right)\left(1+j \frac{f}{f_{2}}\right)\left(1+j \frac{f}{f_{3}}\right)}
$$

Where,

$$
\mathrm{f}_{\mathrm{d}}<\mathrm{f}_{1}<\mathrm{f}_{2}<\mathrm{f}_{3} .
$$

$\rightarrow$ The compensated and uncompensated magnitude plots are shown in Fig.


## Dominant pole compensation

$\rightarrow$ It can be observed from the plot that 3 dB down bandwidth for non-compensated system is $\mathrm{BW}_{1}$ while for compensated it becomes $\mathrm{BW}_{2}$. There is drastic reduction in the bandwidth.

## Advantages:

* As the noise frequency components are outside the smaller bandwidth, the noise immunity of the system improves.
* Adjusting value of $\mathrm{f}_{\mathrm{d}}$, adequate phase margin and the stability of the system is assured.


## Disadvantage:

* The only disadvantage of the method is that the bandwidth reduces drastically, as mentioned earlier.


### 5.1.2 Pole Zero Compensation:

$\rightarrow$ Consider the same op-amp described by the open loop gain A with three break frequencies as

$$
A=\frac{A_{O L}}{\left(1+j \frac{f}{f_{1}}\right)\left(1+j \frac{f}{f_{2}}\right)\left(1+j \frac{f}{f_{3}}\right)}
$$

$\rightarrow$ In this method, the transfer function A is modified by adding a pole and a zero with the help of compensating network.
$\rightarrow$ The zero added is at higher frequency while a pole is at lower frequency. Such a compensating network is shown in the Fig.


Let the transfer function of the compensating network be $\mathrm{A}_{1}$ :

$$
A_{1}=\frac{V_{o}}{V_{o}^{\prime}}
$$

By the voltage divider rule,

$$
A_{1}=\frac{Z_{2}}{Z_{1}+Z_{2}}
$$

Now, $Z_{2}=R_{2}-j X_{C 2}$ and $Z_{1}=R_{1}$

$$
\therefore \quad A_{1}=\frac{R_{2}-j X_{C 2}}{R_{1}+R_{2}-j X_{C 2}}=\frac{R_{2}-\frac{j}{2 \pi f C_{2}}}{R_{1}+R_{2}-\frac{j}{2 \pi f C_{2}}}=\frac{\frac{R_{2}}{\left[\frac{-j}{2 \pi f C_{2}}\right]}+1}{\frac{R_{1}+R_{2}}{\left[\frac{j}{2 \pi f C_{2}}\right]}+1}
$$

Now, $\frac{1}{-j}=j$

$$
\therefore \quad A_{1}=\frac{1+j 2 \pi f R_{2} C_{2}}{1+j 2 \pi f\left(R_{1}+R_{2}\right) C_{2}}
$$

$$
\begin{aligned}
\text { Now let } f_{1}=\frac{1}{j 2 \pi R_{2} C_{2}} \text { and } f_{0}=\frac{1}{j 2 \pi\left(R_{1}+R_{2}\right) C_{2}} \\
\therefore \quad \quad A_{1}=\frac{1+j\left(\frac{f}{f_{1}}\right)}{1+j\left(\frac{f}{f_{0}}\right)}
\end{aligned}
$$

$\rightarrow$ The values of $\mathrm{R}_{1}, \mathrm{R}_{2}$ and $\mathrm{C}_{2}$ are so selected that the break frequency for the zero matches with the first corner frequency $f_{1}$ of the uncompensated system.
$\rightarrow$ While the pole of the compensating network at $\mathrm{f}_{0}$ is selected in such a way that the compensated transfer function $\mathbf{A}^{\prime}$ passes through 0 dB at the second corner frequency $\mathrm{f}_{2}$ of the uncompensated system.
$\rightarrow$ The resultant loop gain becomes,

$$
\begin{gathered}
A^{\prime}=A A_{1} \\
A_{1}=\frac{A_{O L}\left(1+j \frac{f}{f_{1}}\right)}{\left(1+j \frac{f}{f_{0}}\right)\left(1+j \frac{f}{f_{1}}\right)\left(1+j \frac{f}{f_{2}}\right)\left(1+j \frac{f}{f_{3}}\right)}
\end{gathered}
$$

Where, $0<f_{0}<f_{1}<f_{2}<f_{3}$.
$\rightarrow$ As compared to the dominant pole compensation there is improvement in the bandwidth, equal to $f_{2}-f_{1}$. This is the additional advantage of pole-zero compensation technique.

$\rightarrow$ The value of compensation capacitor is generally very large.
$\rightarrow$ Hence it is not possible to build such capacitor into standard integrated circuits.
$\rightarrow$ Generally the connections are brought out from IC to connect the compensation elements externally.

### 5.2 Internal Compensation Technique:

$\rightarrow$ Recently in op-amps like IC 741, the compensation is provided internally, which is generally built in lag compensation.
$\rightarrow$ A capacitor ranging from 10 to 30 pF is fabricated between input and output stage to achieve the necessary compensation.
$\rightarrow$ This type of compensation is called Miller effect compensation. Such op-amps are called compensated op-amps.

### 5.2.1 Miller Effect Compensation:

$\rightarrow$ The main drawback of dominant pole compensation is the reduction in the bandwidth.
$\rightarrow$ Similarly the value of capacitance required in this method is very large and fabricating such large capacitance on the chip is not practicable.
$\rightarrow$ These drawbacks are avoided by using Miller effect compensation, using the Miller effect.
$\rightarrow$ In dominant pole compensation, a capacitor is connected to ground from the output terminal but in Miller effect compensation it is connected in the feedback path of the Darlington pair used in the output stage of op-amp.
$\rightarrow$ This is shown in the Fig.


Miller Effect Compensation
$\rightarrow$ The $\mathrm{C}_{\mathrm{C}}$ is the compensating capacitor, $\mathrm{R}_{\mathrm{i}}$ is the input resistance and $\mathrm{R}_{0}$ is the output resistance of the Darlington stage. The gain of the Darlington stage is given by,

$$
a_{2}=-G_{m c} R_{0}
$$

Where $\mathrm{G}_{\mathrm{mc}}=$ Trans-conductance of the stage
$\rightarrow$ Looking through the input terminal $C_{C}$ appears as the Miller capacitance $C_{M}$ and from the results of Miller effect we can write,

Where

$$
\begin{gathered}
Z_{C_{M}}=\frac{Z_{C_{C}}}{1+a_{2}} \\
Z_{C_{M}}=\frac{1}{j \omega C_{M}} \text { and } Z_{C_{C}}=\frac{1}{j \omega C_{C}} \\
\therefore \quad \frac{1}{j \omega C_{M}}=\frac{\frac{1}{j \omega C_{C}}}{1+a_{2}} \\
\therefore C_{M}=\left(1+a_{2}\right) C_{C}
\end{gathered}
$$

$\rightarrow$ Thus effectively $\mathrm{C}_{\mathrm{C}}$ gets multiplied by $\left(1+\mathrm{a}_{2}\right)$ where $\mathrm{a}_{2}$ is the gain of the stage which is large, as viewed through the input terminals.
$\rightarrow$ Thus practically small $C_{C}$ values can be used, which is helpful from monolithic fabrication point of view.
$\rightarrow$ This Miller equivalent capacitance $C_{M}$ forms a low pass $R C$ section with input resistance $R_{i}$ whose corner frequency is given by,

$$
f_{d}=\frac{1}{2 \pi C_{M} R_{i}}
$$

$\rightarrow$ The uncompensated and compensated magnitude plots are shown in the Fig.

$\rightarrow$ In addition to the multiplying the capacitance, Miller effect has another advantage. It causes rearrangement of original poles and cause Pole splitting.
$\rightarrow$ This means due to Miller effect compensation, $f_{1}$ gets lowered while $f_{2}$ gets raised. Thus poles get diverged.
$\rightarrow$ This increases the bandwidth compared to dominant pole compensation.
$\rightarrow$ Such compensated op-amps usually have single break frequency and are inherently stable in nature irrespective of value of closed loop gain.
$\rightarrow$ External compensating network is not required for such op-amps.
$\rightarrow$ Some internally compensated op-amps are Fairchild's $\mu$ A 741, National semiconductor's LM 107, LM 741, LM 112 and Motorola's MC 1858.

## 6. BASIC APPLICATIONS OF OP-AMP

 6.1 INVERTING AND NON- INVERTING AMPLIFIERS9. Explain the Significance of virtual ground in basic inverting OPAMP. How would you explain its existence?
(or)
Draw the inverting amplifier circuit of an op-amp in closed loop configuration. Obtain the expression for closed loop gain. (May-18) (7)

Explain with neat circuit expression about the working of inverting Amplifier. [Apr/May 2019] (or)
Illustrate with neat diagram, the working of inverting and Non- inverting amplifiers by using OP- AMPs. Develop the expressions for output voltages. (Nov/Dec 2019)

### 6.1.1 INVERTING AMPLIFIER:

$\rightarrow$ This is perhaps the most widely used of all the op-amp circuits. The circuit is shown in Fig.


Inverting amplifier
$\rightarrow$ The output voltage $v_{0}$ is fed back to the inverting input terminal through the $R_{f}-R_{1}$ network where $\mathrm{R}_{\mathrm{f}}$ is the feedback resistor.
$\rightarrow$ Input signal $v_{i}$ is applied to the inverting input terminal through $R_{1}$ and non-inverting input terminal of op-amp is grounded.
$\rightarrow$ Analysis: For simplicity, assume an ideal op-amp. As $v_{d}=0$, node ' $a$ ' is at ground potential and the current $i_{1}$ through $R_{1}$ is

$$
i_{1}=\frac{v_{i}}{R_{1}} \rightarrow(1)
$$

$\rightarrow$ Also since op-amp draws no current, all the current flowing through $\mathrm{R}_{1}$ must flow through $\mathrm{R}_{\mathrm{f}}$. The output voltage,

$$
v_{0}=-i_{1} R_{f}=-v_{i} \frac{R_{f}}{R_{1}} \rightarrow(2)
$$

$\rightarrow$ Hence, the gain of the inverting amplifier (also referred as closed loop gain) is,

$$
A_{C L}=\frac{v_{0}}{v_{i}}=-\frac{R_{f}}{R_{1}} \rightarrow(3)
$$

$\rightarrow$ Alternatively, the nodal equation at the node ' $a$ ' in Fig. is

$$
\frac{v_{a}-v_{i}}{R_{1}}+\frac{v_{a}-v_{0}}{R_{f}}=0
$$

Where $v_{a}$ is the voltage at node ' $a$ '.
$\rightarrow$ Since node ' $a$ ' is at virtual ground $\mathrm{v}_{\mathrm{a}}=0$. Therefore, we get,

$$
A_{C L}=\frac{v_{0}}{v_{i}}=-\frac{R_{f}}{R_{1}}
$$

$\rightarrow$ The negative sign indicates a phase shift of $180^{\circ}$ between $v_{i}$ and $v_{0}$. Also since inverting terminal is at virtual ground, the effective input impedance is $\mathrm{R}_{1}$.
$\rightarrow$ The value of $\mathrm{R}_{1}$ should be kept fairly large to avoid loading effect.
$\rightarrow$ This however, limits the gain that can be obtained from this circuit.
$\rightarrow$ A load resistor $\mathrm{R}_{\mathrm{L}}$ is usually put at the output in actual practice otherwise, the input impedance of the measuring device such as oscilloscope or DVM acts as the load.
$\rightarrow$ If, however, resistances $R_{1}$ and $R_{f}$ in Fig. are replaced by impedances $Z_{1}$ and $Z_{f}$ respectively, then the voltage gain, $\mathrm{A}_{\mathrm{CL}}$ will be

$$
A_{C L}=\frac{Z_{f}}{Z_{i}} \rightarrow(4)
$$

$\rightarrow$ This expression for the voltage gain will be used in op-amp application, such as integrator, differentiator etc.

### 6.1.1.1 Practical Inverting Amplifier:

$\rightarrow$ The gain of the inverting amplifier given above is valid only if the op-amp is an ideal one.
$\rightarrow$ For a practical op-amp, the expression for the closed loop voltage gain should be calculated using the low frequency model of the followingFig.


Equivalent circuit of an op-amp
$\rightarrow$ The equivalent circuit of a practical inverting amplifier is shown in Fig. below,


## Equivalent circuit of a practical op-amp inverting amplifier

$\rightarrow$ This circuit can be simplified by replacing the signal source $v_{i}$ and resistors $R_{1}$ and $R_{i}$ by Thevenin's equivalent as shown in Fig. below, which is analysed to calculate the exact expression for closed loop gain, Aol and input impedance $\mathrm{R}_{\mathrm{if}}$.


Simplified circuit using Thevenin's equivalent
$\rightarrow$ The input impedance $R_{i}$ of an op-amp is usually much greater than $R_{1}$, so one may assume, $v_{\text {eq }} \approx$ $\mathrm{v}_{\mathrm{i}}$ and $\mathrm{R}_{\mathrm{eq}} \approx \mathrm{R}_{1}$.
From the output loop in Fig

$$
v_{0}=i R_{0}+A_{O L} v_{d} \rightarrow(5)
$$

Also

$$
v_{d}+i R_{f}+v_{0}=0 \quad \rightarrow(6)
$$

$\rightarrow$ Putting the value of $\mathrm{v}_{\mathrm{d}}$ from equation (5) to equation (6) and simplifying,

$$
v_{0}\left(1+A_{O L}\right)=i\left(R_{0}-A_{O L} R_{f}\right) \quad \rightarrow(7)
$$

$\rightarrow$ Also the KVL loop equation gives,

$$
v_{i}=i\left(R_{1}+R_{f}\right)+v_{0} \rightarrow(8)
$$

$\rightarrow$ Putting the value of $\mathbf{I}$ from equation (7) in equation (8) and solving for closed loop gain $A_{C L}=$ $\frac{v_{0}}{v_{i}}$, gives

$$
A_{C L}=\frac{v_{0}}{v_{i}}=\frac{R_{0}-A_{O L} R_{f}}{R_{0}+R_{f}+R_{1}\left(1+A_{O L}\right)} \rightarrow(9)
$$

$\rightarrow$ It can be seen from equation (9) that if $A_{O L} \gg 1$ and $A_{O L} R_{1} \gg R_{0}+R_{f}$

$$
A_{C L} \approx \frac{R_{f}}{R_{1}}
$$

### 6.1.2 NON- INVERTING AMPLIFIER:

$\rightarrow$ If the signal is applied to the non-inverting input terminal and feedback is given as shown in Fig., the circuit amplifies without inverting the input signal.
$\rightarrow$ Such a circuit is called non-inverting amplifier.
$\rightarrow$ It may be noted that it is also a negative feed-back system as output is being fed back to the inverting input terminal.


Non-Inverting amplifler
$\rightarrow$ As the differential voltage $\mathrm{v}_{\mathrm{d}}$ at the input terminal of op-amp is zero, the voltage at node ' $a$ ' in Fig. is $v_{i}$, same as the input voltage applied to non-inverting input terminal.
$\rightarrow$ Now $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{R}_{1}$ forms a potential divider. Hence

$$
v_{i}=\frac{v_{0}}{R_{1}+R_{f}} \cdot R_{1} \rightarrow(1)
$$

$\rightarrow$ As no current flows into the op-amp,

$$
\frac{v_{0}}{v_{i}}=\frac{R_{1}+R_{f}}{R_{1}}=1+\frac{R_{f}}{R_{1}} \rightarrow(2)
$$

$\rightarrow$ Thus, for a non- inverting amplifier, the voltage gain is,

$$
A_{C L}=\frac{v_{0}}{v_{i}}=1+\frac{R_{f}}{R_{1}} \rightarrow(3)
$$

$\rightarrow$ The gain can be adjusted to unity or more, by proper selection of resistors $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{R}_{1}$.
$\rightarrow$ Compared to the inverting amplifier, the input resistance of the non-inverting amplifier is extremely large $(=\infty)$ as the op-amp draws negligible current from the signal source.

### 6.1.2.1 Practical Non-Inverting Amplifier:



Equivalent circuit of ron-Inverting amplifier using lowfrequency model.
$\rightarrow$ The analysis of a practical non-inverting amplifier can be performed by using the equivalent circuit shown in Fig. Writing KCL at the input node,

$$
\begin{gathered}
\left(v_{i}-v_{d}\right) Y_{1}+v_{d} Y_{i}+\left(v_{i}-v_{d}-v_{0}\right) Y_{f}=0 \\
\quad \text { or } \\
-\left(Y_{1}+Y_{i}+Y_{f}\right) v_{d}+\left(Y_{1}+Y_{f}\right) v_{i}=Y_{f} v_{0} \rightarrow(4)
\end{gathered}
$$

$\rightarrow$ Similarly at output node, KCL gives

$$
\begin{aligned}
& \left(v_{i}-v_{d}-v_{0}\right) Y_{f}+\left(A_{O L} v_{d}-v_{0}\right) Y_{0}=0 \\
\therefore \quad & -\left(Y_{f}-A_{O L} Y_{0}\right) v_{d}+Y_{f} v_{i}=\left(Y_{f}+Y_{0}\right) v_{0} \rightarrow(5)
\end{aligned}
$$

$\rightarrow$ Now solving equations (4) and (5) for $\mathrm{v}_{0} / \mathrm{v}_{\mathrm{i}}$, we get

$$
\begin{equation*}
A_{C L}=\frac{v_{0}}{v_{i}}=\frac{A_{O L} Y_{0}\left(Y_{1}+Y_{f}\right)+Y_{i} Y_{f}}{\left(A_{O L}+1\right) Y_{0} Y_{f}+\left(Y_{1}+Y_{i}\right)\left(Y_{f}+Y_{0}\right)} \rightarrow \tag{6}
\end{equation*}
$$

Where, all the admittances have been taken for simplicity.
$\rightarrow$ If Aol $\rightarrow \infty$, equation(6) reduces to

$$
A_{C L}=\frac{A_{O L} Y_{0}\left(Y_{1}+Y_{f}\right)}{A_{O L} Y_{0} Y_{f}}=\frac{\left(Y_{1}+Y_{f}\right)}{Y_{f}}=1+\frac{Y_{1}}{Y_{f}}
$$

$$
\therefore \quad A_{C L}=1+\frac{R_{1}}{R_{f}}
$$

Which is, the same expression as in equation (3).

## PROBLEM:

10. For a given non-inverting amplifier shown in figure below. Determine (i) $A_{v}$ (ii) $\mathbf{V}_{0}$ (iii) $I_{L}$ (iv) Io [Apr/May 2019]

(i) $\mathrm{I}_{\mathrm{L}}=\mathrm{V}_{\mathrm{i}} / \mathrm{R}$
$=0.6 / 10 \mathrm{~K} \Omega$
$=0.6 / 10 * 10^{3} \Omega$
$=0.00006 \mathrm{~A}$
(ii) $\mathrm{I}_{0}=\mathrm{V}_{\mathrm{i}} / \mathrm{R}_{\mathrm{L}}$

$$
\begin{aligned}
& =0.6 / 2 \mathrm{~K} \Omega \\
& =0.0003 \mathrm{~A}
\end{aligned}
$$

(iii) $\quad \mathrm{V}_{0}=\left(\mathrm{i}+\mathrm{Rf} / \mathrm{R}_{1}\right) . \mathrm{V}_{\text {in }}$
$=(1+20 \mathrm{~K} \Omega / 10 \mathrm{~K} \Omega) .0 .6 \mathrm{~V}$
$=(1+2) .0 .6 \mathrm{~V}$
$=3(0.6)$
$=1.8 \mathrm{~V}$
(iv) $\mathrm{A}_{\mathrm{v}}=\mathrm{V}_{0} / \mathrm{V}_{\text {in }}$
$=1.8 \mathrm{~V} / 0.6 \mathrm{~V}$
$=3 \mathrm{~V}$
11. For a non- inverting amplifier shown in fig, $R 1=1 K \Omega, R_{f}=10 \mathrm{~K} \Omega$. Calculate $i$ ) the maximum output offset voltage ( $V_{o s}=10 \mathrm{mv}$ ) and bias current $\left(I_{B}=300 \mathrm{nA}\right)$ and offset current $I_{o s}=50 \mathrm{nA}$. ii) Calcuate the value of $R_{\text {comp }}$ need to reduce the effect of $I_{\text {b. }}$ iii) Calculate the maximum output offset voltage if $R_{\text {comp }}$ is connected in the circuit. Nov/Dec 2019.


Non-Inverting amplifler

## Solution:

## Given Data:

$\mathrm{R} 1=1 \mathrm{~K} \Omega$
$\mathrm{R}_{\mathrm{f}}=10 \mathrm{~K} \Omega$
Output offset voltage ( $\mathrm{V}_{\text {os }}=10 \mathrm{mv}$ )
Bias current $\left(\mathrm{I}_{\mathrm{B}}=300 \mathrm{nA}\right)$
Offset current $\mathrm{I}_{\mathrm{os}}=50 \mathrm{nA}$
(i) If $\mathrm{R}_{\text {comp }}$ is connected,

Max. Output offset voltage $\mathrm{V}_{\text {от }}=\left(1+\left(\mathrm{R}_{\mathrm{f}} / \mathrm{R} 1\right)\right) \mathrm{V}_{\text {os }}+\mathrm{R}_{\mathrm{f}}$. $\mathrm{I}_{\text {os }}$ $\mathrm{V}_{\text {от }}=511 \mu \mathrm{~V}$
(ii) $\quad \mathrm{R}_{\text {comp }}=\mathrm{R}_{1} \| \mathrm{R}_{\mathrm{f}}=\left(\mathrm{R}_{1} \times \mathrm{R}_{\mathrm{f}}\right) /\left(\mathrm{R}_{1}+\mathrm{R}_{\mathrm{f}}\right)$

$$
\begin{aligned}
& =(1 \mathrm{x} 10) \mathrm{M} \Omega /(1+10) \mathrm{K} \Omega \\
& =10000000 / 11000 \\
& =10000 / 11 \\
& =0.9 \mathrm{~K} \Omega
\end{aligned}
$$

(iii) If $\mathrm{R}_{\text {comp }}$ is not connected,

$$
\begin{aligned}
\text { V от }= & \left(1+\left(\mathrm{R}_{\mathrm{f}} / \mathrm{R} 1\right)\right) \operatorname{Vios}+\mathrm{R}_{\mathrm{f} .} \mathrm{I}_{\mathrm{B}} \\
= & (1+10 \mathrm{~K} \Omega) \cdot 10 \mathrm{mV}+(10 \mathrm{~K} \Omega \cdot 300 \mathrm{nA}) \\
& =101+3000 \mu \mathrm{~V} \\
& =3101 \mu \mathrm{~V}
\end{aligned}
$$

### 6.2 SUMMERS

12. With the help of circuit diagram show how an OP-AMP is used as a summer. (8)

### 6.2 SUMMING AMPLIFIER:

$\rightarrow$ Op-amp may be used to design a circuit whose output is the sum of several input signals. Such a circuit is called a summing amplifier or a summer.

### 6.2.1 Inverting Summing Amplifier:

$\rightarrow$ A typical summing amplifier with three input voltages $V_{1}, V_{2}$ and $V_{3}$, three input resistors $R_{1}$, $R_{2}, R_{3}$ and a feedback resistor $R_{f}$ is shown in Fig.

$\rightarrow$ The following analysis is carried out assuming that the op-amp is an ideal one, that is, Aol $=\infty$ and $\mathrm{R}_{\mathrm{i}}=\infty$.
$\rightarrow$ Since the input bias current is assumed to be zero, there is no voltage drop across the resistor $\mathrm{R}_{\text {comp }}$ and hence the non-inverting input terminal is at ground potential.
$\rightarrow$ The voltage at node ' $a$ ' is zero as the non-inverting input terminal is grounded. The nodal equation by $K C L$ at node ' $a$ ' is,

$$
\begin{gathered}
\frac{V_{1}}{R_{1}}+\frac{V_{2}}{R_{2}}+\frac{V_{3}}{R_{3}}+\frac{V_{0}}{R_{f}}=0 \\
\text { or } \\
V_{0}=\frac{R_{f}}{R_{1}} V_{1}+\frac{R_{f}}{R_{2}} V_{2}+\frac{R_{f}}{R_{3}} V_{3}
\end{gathered}
$$

$\rightarrow$ Thus the output is an inverted, weighted sum of the inputs. In the special case, when $R_{1}=R_{2}=$ $\mathrm{R}_{3}=\mathrm{R}_{\mathrm{f}}$, we have
$\rightarrow$ In which case, the output $\mathrm{V}_{0}$ is the inverted sum of the input signals. We may also set, $\mathrm{R}_{1}=\mathrm{R}_{2}$ $=R_{3}=3 \mathrm{R}_{\mathrm{f}}$, in which case,

$$
V_{0}=-\left(\frac{V_{1}+V_{2}+V_{3}}{3}\right)
$$

$\rightarrow$ Thus the output is the average of the input signals (inverted). In a practical circuit, input bias current compensating resistor $\mathrm{R}_{\text {comp }}$ should be provided. To find $\mathrm{R}_{\text {comp }}$, make all inputs $\mathrm{V}_{1}=\mathrm{V}_{2}$ $=\mathrm{V}_{3}=0$.
$\rightarrow$ So the effective input resistance $R_{i}=R_{1}\left\|R_{2}\right\| R_{3}$. Therefore, $R_{\text {comp }}=R_{i}\left\|R_{f}=R_{1}\right\| R_{2}\left\|R_{3}\right\| R_{f}$.

### 6.2.2 Non-Inverting Summing Amplifier:

$\rightarrow$ A summer that gives a non-inverted sum is the non-inverting summing amplifier as shown in Fig.


Nonimverting summing amplifier
$\rightarrow$ Let the voltage at the (-) input terminal be $\mathrm{V}_{\mathrm{a}}$. The voltage at (+) input terminal will also be $\mathrm{V}_{\mathrm{a}}$. The nodal equation at node 'a' is given by,

$$
\begin{gathered}
\frac{V_{1}-V_{a}}{R_{1}}+\frac{V_{2}-V_{a}}{R_{2}}+\frac{V_{3}-V_{a}}{R_{3}}=0 \\
V_{a}=\frac{\frac{V_{1}}{R_{1}}+\frac{V_{2}}{R_{2}}+\frac{V_{3}}{R_{3}}}{\frac{1}{R_{1}}+\frac{1}{R_{2}}+\frac{1}{R_{3}}}
\end{gathered}
$$

$\rightarrow$ The op-amp and two resistors $\mathrm{R}_{\mathrm{f}}$ and R constitute a non-inverting amplifier with,

$$
V_{0}=\left(1+\frac{R_{f}}{R_{1}}\right) \cdot V_{a}
$$

$\rightarrow$ Therefore, the output voltage is,

$$
V_{0}=\left(1+\frac{R_{f}}{R_{1}}\right) \cdot\left(\frac{\frac{V_{1}}{R_{1}}+\frac{V_{2}}{R_{2}}+\frac{V_{3}}{R_{3}}}{\frac{1}{R_{1}}+\frac{1}{R_{2}}+\frac{1}{R_{3}}}\right)
$$

$\rightarrow$ Which, is a non-inverted weighted sum of inputs.
Let, $\mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}_{\mathrm{f}} / 2$, then,

$$
V_{0}=V_{1}+V_{2}+V_{3} .
$$

### 6.3 DIFFERENTIATOR

13. With neat circuit diagram explain the operation of a OP-AMP differentiator and derive and expression for the output of a practical differentiator. (16)

Or
Explain the functions of op-amp as a differentiator. Draw the waveforms. (Dec - 14) (4) (or)
What are the limitations of ordinary op-amp differentiator? Draw the circuit of practical amplifier which eliminates the limitations. (Nov-15) (8)

### 6.3 DIFFERENTIATOR:

$\rightarrow$ One of the simplest of the op-amp circuits that contain capacitor is the differentiating amplifier, or differentiator.
$\rightarrow$ As the name suggests, the circuit performs the mathematical operation of differentiation, that is, the output waveform is the derivative of input waveform.
$\rightarrow$ A differentiator circuit is shown in Fig.


Op-amp differentiator

### 6.3.1 Analysis:

$\rightarrow$ The node N is at virtual ground potential i.e., $\mathrm{v}_{\mathrm{n}}=0$. The current ic through the capacitor is,

$$
i_{C}=C_{1} \frac{d}{d t}\left(v_{i}-v_{N}\right)=C_{1} \frac{d v_{i}}{d t} \rightarrow(1)
$$

$\rightarrow$ The current $i_{f}$ through the feedback resistor is $\mathrm{v}_{0} / \mathrm{R}_{\mathrm{f}}$ and there is no current into the op-amp. Therefore, the nodal equation at node N is,

$$
C_{1} \frac{d v_{i}}{d t}+\frac{v_{0}}{R_{f}}=0
$$

$\rightarrow$ From which we have,

$$
v_{0}=-R_{f} C_{1} \frac{d v_{i}}{d t} \rightarrow(2)
$$

$\rightarrow$ Thus the output voltage $\mathrm{v}_{0}$ is a constant $\left(-\mathrm{R}_{\mathrm{f}} \mathrm{C}_{1}\right)$ times the derivative of the input voltage $\mathrm{v}_{\mathrm{i}}$ and the circuit is a differentiator.
$\rightarrow$ The minus sign indicates a $180^{\circ}$ phase shift of the output waveform $\mathrm{v}_{0}$, with respect to the input signal.
$\rightarrow$ The phasor equivalent of equation (2) is, $\mathrm{V}_{0}(\mathrm{~s})=-\mathrm{R}_{\mathrm{f}} \mathrm{C}_{1} \mathrm{~s} \mathrm{~V}_{\mathrm{i}}(\mathrm{s})$ where $\mathrm{V}_{0}$, and $\mathrm{V}_{\mathrm{i}}$ is the phasor representation of $v_{0}$, and $v_{i}$. In steady state, put $s=j \omega$.
$\rightarrow$ We may now write the magnitude of gain A of the differentiator as,

$$
|A|=\left|\frac{V_{0}}{V_{i}}\right|=\left|-j \omega R_{f} C_{1}\right|=\omega R_{f} C_{1} \rightarrow(3)
$$

$\rightarrow$ From equation (3), one can draw the frequency response of the op-amp differentiator. Equation (3) may be rewritten as

$$
|A|=\frac{f}{f_{a}}
$$

where,

$$
f_{a}=\frac{1}{2 \pi R_{f} C_{1}} \rightarrow(4)
$$

$\rightarrow \operatorname{Atf}=\mathrm{f}_{\mathrm{a}},|\mathrm{A}|=1$, i.e., 0 dB , and the gain increases at a rate of $+20 \mathrm{~dB} /$ decade.
$\rightarrow$ Thus at high frequency, a differentiator may become unstable and break into oscillation.
$\rightarrow$ There is one more problem in the differentiator of Fig.
$\rightarrow$ The input impedance (i.e., $1 / \omega \mathrm{C}_{1}$ ) decreases with increase in frequency, thereby making the circuit sensitive to high frequency noise.

### 6.3.2 Practical Differentiator:

$\rightarrow$ A practical differentiator of the type shown in Fig. eliminates the problem of stability and high frequency noise.

$\rightarrow$ The transfer function for the circuit in Fig. is given by,

$$
\frac{V_{0}(s)}{V_{i}(s)}=-\frac{Z_{f}}{Z_{i}}=-\frac{s R_{f} C_{1}}{\left(1+s R_{f} C_{f}\right)\left(1+s R_{1} C_{1}\right)} \rightarrow(5)
$$

For $\mathrm{R}_{\mathrm{f}} \mathrm{C}_{\mathrm{f}}=\mathrm{R}_{1} \mathrm{C}_{1}$, we get,

$$
\frac{V_{0}(s)}{V_{i}(s)}=-\frac{s R_{f} C_{1}}{\left(1+s R_{1} C_{1}\right)^{2}}=-\frac{s R_{f} C_{1}}{\left(1+j \frac{f}{f_{b}}\right)^{2}} \rightarrow(6)
$$

where,

$$
f_{b}=\frac{1}{2 \pi R_{1} C_{1}} \rightarrow(7)
$$

$\rightarrow$ From equation (6)it is evident that the gain increases at $+20 \mathrm{~dB} /$ decade for frequency $\mathrm{f}<\mathrm{f}_{\mathrm{b}}$ and decreases at $-20 \mathrm{~dB} /$ decade for $\mathrm{f}>\mathrm{fb}$ as shown by dashed lines in Fig.


Frequency response
$\rightarrow$ This $40 \mathrm{~dB} /$ decade change in gain is caused by $\mathrm{R}_{1} \mathrm{C}_{1}$ and $\mathrm{R}_{\mathrm{f}} \mathrm{C}_{\mathrm{f}}$ factors.
$\rightarrow$ For the basic differentiator of Fig. the frequency response would have increased continuously at the rate of $+20 \mathrm{~dB} /$ decade even beyond $\mathrm{f}_{\mathrm{b}}$, causing stability problem at high frequency.
$\rightarrow$ Thus the gain at high frequency is reduced significantly, thereby avoiding the high frequency noise and stability problems.
$\rightarrow$ The value of $\mathrm{f}_{\mathrm{b}}$ should be selected such that,

$$
\mathrm{f}_{\mathrm{a}}<\mathrm{f}_{\mathrm{b}}<\mathrm{f}_{\mathrm{c}}
$$

where $f_{c}$ is the unity gain bandwidth of the op-amp in open loop configuration.
$\rightarrow$ For good differentiation, one must ensure that the time period T of the input signal is larger than or equal to $\mathrm{R}_{\mathrm{f}} \mathrm{C}_{1}$, that is,

$$
\mathrm{T} \geq \mathrm{R}_{\mathrm{f}} \mathrm{C}_{\mathrm{l}} \rightarrow \text { (8) }
$$

$\rightarrow$ It may be noted that for $\mathrm{R}_{\mathrm{f}} \mathrm{C}_{1}$ much greater than $\mathrm{R}_{1} \mathrm{C}_{1}$ or $\mathrm{R}_{\mathrm{f}} \mathrm{C}_{\mathrm{f}}$, equation (5) is reduced to, $\mathrm{V}_{0} / \mathrm{V}_{\mathrm{i}}$ $=-s R_{f} C_{l}$, that is, the expression of the output voltage remains the same as in the case of an ideal differentiator as

$$
v_{0}=-R_{f} C_{1} \frac{d v_{i}}{d t} \rightarrow(9)
$$

$\rightarrow$ A resistance $\mathrm{R}_{\text {comp }}\left(=\mathrm{R}_{1} \| \mathrm{R}_{\mathrm{f}}\right)$ is normally connected to the (+) input terminal to compensate for the input bias circuit.
$\rightarrow$ The output waveform for a practical differentiator with a sinusoidal input is given by,

$\rightarrow$ A good differentiator may be designed as per the following steps:

* Choose $\mathrm{f}_{\mathrm{a}}$ equal to the highest frequency of the input signal. Assume a practical value of $\mathrm{C}_{1}$ ( $<l \mu \mathrm{~F}$ ) and then calculate $\mathrm{R}_{\mathrm{f}}$.
* Choose $f_{b}=10 f_{a}$ (say). Now calculate the values of $R_{1}$ and $C_{f}$ so that $R_{1} C_{1}=R_{f} C_{f}$.


### 6.4 INTEGRATOR

14. With neat diagram explain the working of an OP-AMP based integrator. (8) [APR/MAY 2019]

## Or

With the help of circuit diagram show how an OP-AMP is used as an integrator and explain its operation. (8)
Or

With circuit and waveforms explain the application of OP-AMP as an Integrator. (8)

## Or

Explain the functions of op-amp as an integrator. Draw the waveforms. (Dec - 14) (4)

### 6.4 INTEGRATOR:

$\rightarrow$ If we interchange the resistor and capacitor of the differentiator we have the circuit of Fig. which as we will see, is an integrator.

$\rightarrow$ The nodal equation at node N is,

$$
\begin{align*}
\frac{v_{i}}{R_{1}}+C_{f} \frac{d v_{0}}{d t}= & 0  \tag{1}\\
& \quad \text { or } \\
\frac{d v_{0}}{d t}= & -\frac{1}{R_{1} C_{f}} v_{i}
\end{align*}
$$

$\rightarrow$ Integrating both sides, we get,

$$
\begin{gathered}
\int_{0}^{t} d v_{0}=-\frac{1}{R_{1} C_{f}} \int_{0}^{t} v_{i} \cdot d t \\
v_{0}(t)=-\frac{1}{R_{1} C_{f}} \int_{0}^{t} v_{i}(t) \cdot d t+v_{0}(0) \rightarrow(2)
\end{gathered}
$$

Where $\mathrm{v}_{0}(0)$ is the initial output voltage.
$\rightarrow$ The circuit, thus provides an output voltage which is proportional to the time integral of the input and $\mathrm{R}_{\mathrm{l}} \mathrm{C}_{\mathrm{f}}$ is the time constant of the integrator.
$\rightarrow$ It may be noted that there is a negative sign in the output voltage, and therefore, this integrator is also known as an inverting integrator.
$\rightarrow$ A resistance, $\mathrm{R}_{\text {comp }}=\mathrm{R}$ is usually connected to the (+) input terminal to minimize the effect of input bias current.
$\rightarrow$ A simple low pass RC circuit can also work as an integrator when time constant is very large.
$\rightarrow$ This requires very large values of R and C . The components R and C cannot be made infinitely large because of practical limitations.
$\rightarrow$ However, in the op-amp integrator of Fig. by Miller's theorem, the effective input capacitance becomes $\mathrm{Cf}(1-\mathrm{AV})$ where AV is the gain of the op-amp.
$\rightarrow$ The gain AV is infinite for an ideal op-amp, so the effective time constant of the op-amp integrator becomes very large which results in perfect integration.

$\rightarrow$ The operation of the integrator can also be studied in the frequency domain. In phasor notation, equation (2) can be written as

$$
\begin{equation*}
V_{0}(s)=-\frac{1}{s R_{1} C_{f}} V_{i}(s) \tag{3}
\end{equation*}
$$

$\rightarrow$ In steady state, put $\mathrm{s}=\mathrm{j} \omega$ and we get,

$$
V_{0}(j \omega)=-\frac{1}{j \omega R_{1} C_{f}} V_{i}(j \omega) \quad \rightarrow(4)
$$

$\rightarrow$ So, the magnitude of the gain or integrator transfer function is,

$$
|A|=\left|\frac{V_{0}(j \omega)}{V_{i}(j \omega)}\right|=\left|-\frac{1}{j \omega R_{1} C_{f}}\right|=\frac{1}{\omega R_{1} C_{f}} \rightarrow(5)
$$

$\rightarrow$ The frequency response or Bode Plot of this basic integrator is shown in Fig.
$\rightarrow$ The Bode plot is a straight line of slope - 6B/octave (or equivalently $20 \mathrm{~dB} /$ decade).
$\rightarrow$ The frequency $f_{b}$ in Fig. is the frequency at which the gain of the integrator is 0 dB and is given by,

$$
f_{b}=\frac{1}{2 \pi R_{1} C_{f}}
$$

$\rightarrow$ It can further be seen from equation (5) that at $\omega=0$, the magnitude of the integrator transfer function is infinite.
$\rightarrow$ At dc, the capacitor $\mathrm{C}_{\mathrm{f}}$ behaves as an Open circuit and there is no negative feedback.
$\rightarrow$ The op-amp thus operates in open loop, resulting in an infinite gain.
$\rightarrow$ In practice, of course, output never becomes infinite, rather the output of the amplifier saturates at a voltage close to the op-amp positive or negative power supply depending on the polarity of the input dc signal.
$\rightarrow$ As the gain of the integrator decreases with increasing frequency, the integrator circuit does not have any frequency problem as faced in a differentiator.
$\rightarrow$ However, at low frequencies such as at dc ( $\omega \approx 0$ ), the gain becomes infinite (or saturates). The solution to this problem is discussed in the following.

### 6.4.1 Practical Integrator Circuit: (Lossy Integrator)

$\rightarrow$ The gain of an integrator at low frequency (dc) can be limited to avoid the saturation problem if the feedback capacitor is shunted by a resistance $\mathrm{R}_{\mathrm{f}}$ as shown in Fig.


Practical or lossy Integrator circuit
$\rightarrow$ The parallel combination of $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{C}_{\mathrm{f}}$ behaves like a practical capacitor which dissipates power unlike an ideal capacitor.
$\rightarrow$ For this reason, this circuit is also called a lossy integrator.
$\rightarrow$ The resistor $\mathrm{R}_{\mathrm{f}}$ limits the low frequency gain to $-\mathrm{R}_{\mathrm{f}} / \mathrm{R}_{1}$ (generally $\mathrm{R}_{\mathrm{f}}=10 \mathrm{R}_{1}$ ) and thus provides dc stabilization.

### 6.4.2 Analysis:

$\rightarrow$ The nodal equation at the inverting input terminal of the op-amp of Fig. is,

$$
\begin{equation*}
\frac{V_{i}(s)}{R_{1}}+s C_{f} V_{0}+\frac{V_{0}(s)}{R_{f}}=0 \tag{6}
\end{equation*}
$$

$\rightarrow$ from which we have,

$$
\begin{equation*}
V_{0}(s)=-\frac{1}{s R_{1} C_{f}+\frac{R_{1}}{R_{f}}} \cdot V_{i}(s) \tag{7}
\end{equation*}
$$

$\rightarrow$ If $\mathrm{R}_{\mathrm{f}}$ is large, the lossy integrator approximates the ideal integrator. For $\mathrm{s}=\mathrm{j} \omega$, magnitude of the gain of lossy integrator is given by,

$$
|A|=\left|\frac{V_{0}}{V_{i}}\right|=\frac{1}{\sqrt{\omega^{2} R_{1}^{2} C_{f}^{2}+R_{1}^{2} / R_{f}^{2}}}=\frac{R_{f} / R_{1}}{\sqrt{1+\left(\omega R_{f} C_{f}\right)^{2}}} \rightarrow \text { (8) }
$$

$\rightarrow$ The Bode plot of the lossy integrator is also shown in Fig. At low frequencies gain is constant at $R_{f} / R_{1}$. The break frequency, $\left(f=f_{a}\right)$ at which the gain is $0.707\left(R_{f} / R_{1}\right)$ (or $-3 d B$ below its value of $R_{f} / R_{l}$ ) is calculated from equation (8)as,

$$
\sqrt{1+\left(\omega R_{f} C_{f}\right)^{2}}=\sqrt{2}
$$

$\rightarrow$ Solving for $\mathrm{f}=\mathrm{f}_{\mathrm{a}}$, we get,

$$
f_{a}=\frac{1}{2 \pi R_{f} C_{f}}
$$

$\rightarrow$ This is a very important frequency. It tells us where the useful integration range starts.
$\rightarrow$ If the input frequency is lower than $f_{a}$ the circuit acts like a simple inverting amplifier and no integration results.
$\rightarrow$ As input frequency equals $\mathrm{f}_{\mathrm{a}}, 50 \%$ accuracy results. The practical thumb rule is that if the input frequency is 10 times $\mathrm{f}_{\mathrm{a}}$, then $99 \%$ accuracy can result.
$\rightarrow$ For a sinusoidal input, the output waveform in an integrator is given as follows:

6.5 V-I AND I-V CONVERTERS

## 15. Write a note on V-I and I-V converter. (8)

Explain voltage to current converter using operational amplifier. (May-15, 17) (8, 5)

### 6.5.1 V-I CONVERTER: (Trans-conductance Amplifier)

$\rightarrow$ In many applications, one may have to convert a voltage signal to a proportional output current. For this, there are two types of circuits possible.

* V-I Converter with floating load
* V-I Converter with grounded load



Voltage to current converter whath (a) floating load (b) grounded load
$\rightarrow$ Figure shows a voltage to current converter in which load $\mathrm{Z}_{\mathrm{L}}$ is floating. Since voltage at node ' $a$ ' is $v_{i}$, therefore,

$$
\begin{gathered}
v_{i}=i_{L} R_{1} \quad\left(a s I_{B}^{-}=0\right) \\
\quad \text { or } \\
i_{L}=\frac{v_{i}}{R_{1}}
\end{gathered}
$$

$\rightarrow$ That is the input voltage $v_{i}$ is converted into an output current of $v_{i} / R_{1}$. It may be seen that the same current flows through the signal source and load and, therefore, signal source should be capable of providing this load current.
$\rightarrow$ A voltage-to-current converter with grounded load is shown in Fig. Let $\mathrm{v}_{1}$ be the voltage at node ' $a$ '. Writing KVL, we get,

$$
i_{1}+i_{2}=i_{L}
$$

$$
\begin{gathered}
\frac{v_{i}-v_{1}}{R}+\frac{\text { or }}{v_{0}-v_{1}} \\
R
\end{gathered}=i_{L} .
$$

Therefore,
$\rightarrow$ Since the op-amp is used in non-inverting mode, the gain of the circuit is $1+\mathrm{R} / \mathrm{R}=2$. The output voltage is,

$$
v_{0}=2 v_{1}=v_{i}+v_{0}-i_{L} R
$$

(i.e.)

$$
\begin{gathered}
v_{i}=i_{L} R \\
\\
\text { or } \\
i_{L}=\frac{v_{i}}{R}
\end{gathered}
$$

$\rightarrow$ As the input impedance of a non-inverting amplifier is very high, this circuit has the advantage of drawing very little current from the source.
$\rightarrow$ A voltage to current converter is used for low voltage dc and ac voltmeter, LED and zener diode tester.

### 6.5.2 I-V CONVERTER: (Trans-resistance Amplifier)

16. Draw and explain the operation of current to voltage converter. (Nov-15) (8)
$\rightarrow$ Photocell, photodiode and photovoltaic cell give an output current that is proportional to an incident radiant energy or light.
$\rightarrow$ The current through these devices can be converted to voltage by using a current-to-voltage converter and thereby the amount of light or radiant energy incident on the photo-device can be measured.


Current to voltage comverter
$\rightarrow$ Figure shows an op-amp used as I to V converter. Since the ( - ) input terminal is at virtual ground, no current flows through $\mathrm{R}_{\mathrm{S}}$ and current $\mathrm{i}_{\mathrm{s}}$ flows through the feedback resistor $\mathrm{R}_{\mathrm{f}}$.
$\rightarrow$ Thus the output voltage $v_{0}=-i_{s} R_{f}$. It may be pointed out that the lowest current that this circuit can measure will depend upon the bias current $\mathrm{I}_{\mathrm{B}}$ of the op-amp.
$\rightarrow$ This means that $\mu \mathrm{A} 741\left(\mathrm{I}_{\mathrm{B}}=3 \mathrm{nA}\right)$ can be used to detect lower currents.
$\rightarrow$ The resistor $\mathrm{R}_{\mathrm{f}}$ is sometimes shunted with a capacitor $\mathrm{C}_{\mathrm{f}}$ to reduce high frequency noise and the possibility of oscillations.

## UNIT - III

## APPLICATIONS OF OP-AMP

Instrumentation amplifier and its applications for transducer bridge - Log and Antilog Amplifiers analog multiplier \& divider, first and second order active filters - comparators - multivibrators waveform generators - clippers - clampers - peak detector - S/H circuit - D/Aconverter ( R - 2R ladder and weighted resistor types) - A/D converters using op amps.

## Part - A - 2Mark Questions

1. What is an instrumentation amplifier? (Dec - 14)
$\rightarrow$ In many practical circuits it is necessary to amplify low level signals obtained from devices like transducer.
$\rightarrow$ The special amplifiers which are basically difference amplifier need for low level signal amplification, having high CMRR, high input impedance and low power consumption are called instrumentation amplifiers.
2. State the important features of an instrumentation amplifier. (May - 05, Dec - 03, 14) or
What are the basic requirements of a good instrumentation amplifier? [Apr/May 2019]
$\rightarrow$ The important features of an instrumentation amplifier are:
3. It is finite, accurate and stable
4. Easy gain adjustment
5. High input impedance
6. Low output impedance
7. High CMRR
8. Low power consumption
9. Low thermal drift
10. High slew rate
11. Draw the circuit diagram of three op-amp instrumentation amplifier.

12. Why active guard drive is necessary for an instrumentation amplifier? (May - 12)
$\rightarrow$ Practically the common ground bus is shared by variety of circuits.
$\rightarrow$ Due to ground loop interference additional voltage drop gets inserted which may cause error in low level measurements.
$\rightarrow$ Due to distributed cable capacitances there is degradation of CMRR.
$\rightarrow$ The active guard drive eliminates all these problems and hence necessary for an instrumentation amplifier.

## 5. State any four applications of an instrumentation amplifier.

1. Temperature controller
2. Data acquisition systems
3. Temperature indicator
4. Light intensity meter
5. Analog weight scale
6. What is comparator? (Dec - 11, May - 12)
$\rightarrow$ The open loop op-amp can be used as a comparator.
$\rightarrow$ The comparator is a circuit which compares a signal voltage applied at one of the input terminals of the op-amp with a known reference voltage applied at the other input terminal and produces the saturation voltage either high or low, depending on which input is higher.
7. Draw the input and output waveforms of a non-inverting comparator if input is purely sinusoidal.

8. Draw the input and output waveforms of inverting comparator if input is purely sinusoidal.


## 9. List any five characteristics of comparator.

$\rightarrow$ While using op-amp as a comparator along with the op-amp parameters following characteristics of a comparator must be considered.

1. Accuracy
2. Logic threshold
3. Response time
4. Positive and negative output level
5. Strobe current
6. Strobe release time
7. What is logic threshold voltage level?
$\rightarrow$ It is the voltage level at the output of a comparator at which the connected digital device changes its state.
$\rightarrow$ For TTL it is approximately 1.2 V while for CMOS it is 2.5 V .
8. Draw the zero crossing detector and its waveforms. (May - 17)


9. List the various applications of a comparator. (May-18)
10. Zero crossing detectors 2 . Window detector
11. Level detector4. Schmitt Trigger (Regenerative Comparator)
12. Draw the circuit of inverting Schmitt trigger and its waveforms for sinusoidal input.


13. What is hysteresis?
$\rightarrow$ The graph indicates that once the output changes its state, it remains there indefinitely until the input voltage crosses any of the threshold voltage levels.
$\rightarrow$ This is called hysteresis of Schmitt trigger.
$\rightarrow$ The hysteresis is also called dead-band or dead-zone.
14. State the three applications of Schmitt trigger. (Dec - 04, May - 05)
15. For eliminating comparator chatter
16. In ON/ OFF controllers
17. For square wave generation
18. Draw the circuit of $\log$ amplifier using transistor and write its output expression.


Its output expression is,

$$
V_{0}=-V_{T} \ln \left[\frac{V_{\text {in }}}{V_{r e f}}\right]
$$

17. What is an antilog amplifier? Draw the circuit diagram of antilog amplifier using transistor and write its output expression. (Dec - 07)

Draw the circuit of a log amplifier using 2 op-amps. (Nov-15) (or)
Draw the circuit of antilog OP- AMP amplifier. (Nov/Dec 2019)

$\rightarrow$ The circuit which produces the output which is proportional to the antilog of the input is called antilog amplifier.
$\rightarrow$ Such op-amp antilog amplifier produces the output proportional to the exponential of the input which is nothing but its antilog.
$\rightarrow$ Its output expression is,

$$
V_{0}=-V_{r e f} e^{V_{i n} / \eta V_{T}}
$$

18. Why temperature compensation is required for the $\log$ amplifiers?
$\rightarrow$ The reverse saturation current $\mathrm{I}_{\mathrm{Q}}$ for the diode changes with temperature.
$\rightarrow$ In fact it doubles for every ten degree celsius rise in the temperature.
$\rightarrow$ Similarly the emitter saturation current varies significantly from one transistor to other and also with the temperature.
$\rightarrow$ Hence it is very difficult to set the term $\mathrm{V}_{\text {ref }}$ for the circuit.
$\rightarrow$ Thus temperature affects the performance and accuracy of the basic logarithmic amplifier circuit.
$\rightarrow$ Hence it is must to provide some sort of temperature compensation to reduce the errors.
19. What is a zero crossing detector? (May -09, 15)
$\rightarrow$ A circuit which detects the crossing of zero level by the input signal is called a zero crossing detector.
$\rightarrow$ An op-amp comparator is used as a zero crossing detector.
20. What is a filter?
$\rightarrow$ A filter is a circuit that is designed to pass a specified band of frequencies while attenuating all the signals outside that band.
$\rightarrow$ The filter circuit using the active elements such as op-amp and transistors along with the passive elements like $\mathrm{R}, \mathrm{L}$ and C are called active filters.

## 21. State the advantages of active filters.

or
Why active filters are preferred over passive filters? (Dec - 12)
$\rightarrow$ Some of the advantages of active filters are:

1. All the elements along with op-amp can be used in the integrated form. Hence there is reduction in size and weight.
2. In large quantities, the cost of the integrated circuit can be much lower than passive filters.
3. The op-amp gain can be easily controlled in the closed loop fashion hence active filter input signals are not attenuated.
4. Due to flexibility in gain and frequency adjustments, the active filters can be easily tuned.
5. Draw the circuit diagram of first order low pass Butterworth filter. [Apr/May 2019]

6. What is the rate of decrease in gain for first order and second order low pass Butterworth filters?
$\rightarrow$ The rate of decrease in gain for first order Butterworth filter is $-20 \mathrm{~dB} /$ decade while for second order low pass Butterworth filter it is -40 dB / decade.

## 24. What is frequency scaling?

$\rightarrow$ Many times when the filter is designed, practically it is necessary to change its cut-off frequency.
$\rightarrow$ The method used to change the cut-off frequency of the filter is called frequency scaling.
25. State the disadvantages of passive filters. (Dec - 03)
$\rightarrow$ The disadvantages of passive filters are:
i) Number of elements required is more
ii) The filter gain and frequency adjustments cannot be easily obtained
iii) Causes loading effect
iv) Without inductors, high value of Q cannot be achieved
v) The design procedures are complex
vi) Often exhibits a significant loss
26. What is a sample and hold circuit? (Dec - 07, May - 16)
$\rightarrow$ The sample and hold $(\mathrm{S} / \mathrm{H})$ circuit samples the value of the input signal in response to a sampling command and hold it at the output until the arrival of the next command is called sample and hold circuit.
$\rightarrow$ It samples an analog signal in a very short time in the range of 1 to $10 \mu \mathrm{~s}$, and holds the sampled signal for an extended period ranging from a few milliseconds to several seconds.
27. What is the need for sample and hold circuit? (Dec - 14)
$\rightarrow$ For accurate analog to digital conversion the analog input voltage should be held constant during the conversion cycle.
$\rightarrow$ The input voltage is kept constant during conversion time using sample and hold circuit.
28. Draw a sample and hold circuit. (Dec-05, 14) (May-18)

29. What is an analog switch? (Dec -08)
$\rightarrow$ The switch that connects or disconnects the analog input signal to the output is called analog switch.
$\rightarrow$ JFET can be used as an analog switch.
30. What are the advantages or uses of sample and hold circuits? (Nov-17)

1. The primary use of the sample and hold circuit is to hold the sampled analog input voltage constant during conversion time of $\mathrm{A} / \mathrm{D}$ converter.
2. In case of multichannel ADCs, synchronization can be achieved by sampling signals from all channels at the same time.
3. It also reduces the crosstalk in the multiplexer.
4. State the applications of sample and hold circuits. (Dec - 07)
$\rightarrow$ The applications of sample and hold circuits are:
5. Digital Interfacing
6. Analog to Digital converter circuits
7. Pulse modulation systems
8. Reset-stabilised op-amps
9. Analog de-multiplexers

## 32. What are $A / D$ and $D / A$ converters?

$\rightarrow$ The circuit that performs conversion of analog signal into digital signal is called analog to digital (A/D) converter.
$\rightarrow$ On the other hand, the circuit that performs conversion of digital signal into analog signal is called digital to analog (D/A) converter.
33. Define resolution of a D/A converter. (May-05, 10, Dec-08, 10, 11)
$\rightarrow$ Resolution is the number of different analog output values that can be provided by a DAC. For an n-bit DAC,

$$
\text { Resolution }=2^{n}
$$

$\rightarrow$ Resolution is also defined as the ratio of a change in output voltage resulting from a change of 1 LSB at the digital inputs. For an n-bit DAC,

$$
\text { Resolution }=\frac{V_{\text {OFS }}}{2^{n}-1}
$$

34. Find the resolution of a 12-bit D/A converter. (May - 09)

Resolution $=2^{n}=2^{12}=4096$
n is the number of bits

## 35. Define accuracy of D/A converter. (May - 11)

$\rightarrow$ It is a comparison of actual output voltage with expected output voltage.
$\rightarrow$ It is expressed in percentage. Ideally, the accuracy of DAC should be, at worst, $\pm 1 / 2$ of its LSB.
36. Define monotonicity with respect to D/A converter. (May - 04)
$\rightarrow$ A converter is said to have good monotonicity if it does not miss any step backward when stepped through its entire range by a counter.
37. Define conversion time of DAC. (Dec - 10)
$\rightarrow$ It is defined as the time required for conversion of analog signal into its digital equivalent.
38. Define settling time. (May - 12)
$\rightarrow$ It is defined as the time required for the output of the DAC to settle to within $\pm 1 / 2 \mathrm{LSB}$ of the final value for a given digital input i.e. zero to full scale.
39. What are the specifications of DAC? Give the basic types of DAC.
$\rightarrow$ The specifications of D/A converter are:

1. Accuracy
2. Resolution
3. Offset
4. Linearity Error
5. Conversion Time
6. Monotonicity
$\rightarrow$ The basic types of D/A converter are:
7. Binary weighted resistor DAC
8. R-2R ladder DAC
9. What are the drawbacks of binary weighted DAC?
$\rightarrow$ The drawbacks of binary weighted DAC are:
10. Wide range of register values is required.
11. It is impractical to fabricate large values of resistors and for smaller values of resistors, the loading effect may occur. This limits the resolution of binary weighted resistor DAC.

## 41. State the advantages of R-2R ladder DAC.(or)

Why is the R-2R ladder network DAC better than weighted resistor DAC? (Dec - 03)

1. Easier to build accurately as only two precision metal film resistors are required.
2. Number of bits can be expanded by adding more sections of same R-2R values.
3. In inverted $\mathrm{R}-2 \mathrm{R}$ ladder DAC , node voltages remain constant with changing input binary words. This avoids any slowdown effects by stray capacitances.
4. Compare and contrast binary ladder and R-2R ladder DAC. (Dec - 10)

| Binary Ladder | R-2R Ladder |
| :--- | :--- |
| It uses resistor scaling and common voltage <br> reference. | It uses voltage scaling and identical resistors. |
| It uses multiple resistor values with a wide range <br> of resistor values. For 8-bit DAC, the resistors <br> required are $2^{1} R, 2^{2} \mathrm{R}, 2^{3} \mathrm{R} \ldots$ and $2^{8} \mathrm{R}$. Therefore, <br> the largest resistor is 128 times the smallest one. | It uses only two resistor values. |
| It is impractical to fabricate large values of <br> resistors and for smaller values of resistors, the <br> loading effect may occur. Thus it is difficult to <br> fabricate binary weighted resistor DAC. | Since it uses only two resistor values, it is easy to <br> fabricate R-2R ladder DAC. |

43. What output voltage will be produced by a 4-bit $\mathrm{D} / \mathrm{A}$ converter whose output range is 0 V to 10 V and whose input binary number is 0110 ?

$$
\text { Resolution }=\frac{V_{O F S}}{2^{n}-1}=\frac{10}{2^{4}-1}=0.667 \mathrm{~V}
$$

$$
V_{0}=0.667 \times(0110)_{2}=0.667 \times 6=4 \mathrm{~V}
$$

44. List the basic $A / D$ conversion techniques.
$\rightarrow$ The basic A/D conversion techniques are:
45. Single ramp at single slope
46. Dual slope
47. Successive approximation
48. Flash
49. What is quantization noise? (May - 03)
$\rightarrow$ The coding of different analog signal values with the same digital word, depending on the intrinsic finite resolution of a converter implies an error called the quantization error or quantization noise.
$\rightarrow$ It is defined as the difference between the transfer characteristics of a converter with finite resolution and that of a converter with an infinite resolution.
50. List the advantages of dual slope ADC. (or)
Give the advantages of integrating type ADC. (May - 10, Dec - 10)
$\rightarrow$ The advantages of dual slope ADC are:
51. It is highly accurate
52. Its cost is low
53. It is immune to temperature caused variations in $R_{1}$ and $C_{1}$
54. Which type of ADC is used in all digital voltmeters? (Dec - 03)
$\rightarrow$ Dual slope A/D converter
55. State the reason for keeping the integrating time in the dual slope analog to digital converter equal to that of mains supply period. (May - 07)
$\rightarrow$ Reason for keeping the integrating time in the dual slope analog to digital converter equal to that of main supply period is to obtain excellent noise rejection as noise and superimposed power supply hum are averaged out during the process of integration.
56. State the disadvantages of counter type ADC. (May-18)
$\rightarrow$ The disadvantages of counter type ADC are:
> It is necessary to give enough time for DAC conversion and comparator to respond. Therefore, there is a limitation on the clock frequency. As clock frequency is low, the speed of conversion is less.
> Conversion time is not constant. It increases with increase in input voltage. In other words, we can say that conversion time is high at high input voltage.
57. Which is the fastest $A / D$ converter? Give reason. (Dec - 06, 09, 11, May - 11,17)
$\rightarrow$ Flash ADC is the fastest ADC technique since its output is available immediately after the time equal to propagation delay of a comparator.
58. What is the main drawback of dual slope ADC? (May - 12)
$\rightarrow$ The conversion time of dual slope ADC is high. This is the main drawback of dual slope ADC.
59. What is a mono stable multi vibrator circuit? State the expression for its pulse width.
$\rightarrow$ The circuit which produces a single pulse of specified duration in response to each external trigger signal is called mono stable multi vibrator circuit.
$\rightarrow$ It has only one stable state and it is also called one shot mutivibrator.

$$
\text { Pulse width, } T=R C \ln \left[\frac{1+V_{D 1} / V_{\text {sat }}}{1-\beta}\right]
$$

53. What is an as table multivibrator circuit? State the expression for its frequency of oscillation.
$\rightarrow$ The circuit which has two quasi-stable states and which oscillates between these two states without application of the trigger signal is called an astable multivibrator circuit.
$\rightarrow$ It is also called free running multivibrator.

54. State the applications of mono stable multivibrator.
55. Frequency divider
56. Missing pulse detector
57. Pulse width modulation
58. Pulse position modulation
59. Linear ramp generator
60. State the applications of an astable multivibrator.
61. Square wave generator
62. FSK generator
63. Voltage controlled oscillator
64. State the Barkhausen conditions required for the oscillations. (Dec - 05)
$\rightarrow$ The conditions required for producing the oscillations are given by the Barkhausen criterion which states that:
65. The total phase shift around a loop, as the signal proceeds from input through amplifier, feedback network back to input again, completing a loop, is precisely $0^{0}$ or $360^{\circ}$, or of course an integral multiple of $2 \pi$ radians.
66. The magnitude of the product of the open loop gain of the amplifier (A) and the feedback factor $\beta$ is unity i.e. $|\mathrm{A} \beta|=1$.
67. A dual slope ADC has a reference voltage of a $\mathbf{1 0 0} \mathbf{~ m V}$ and $t_{1}=\mathbf{8 3 . 3 3} \mathbf{~ m s}$. Find $t_{2}$ if $v_{i}=\mathbf{2 0 0}$ mV. (Dec - 09)

We know that,

$$
\begin{gathered}
t_{2}=\left(\frac{v_{i}}{v_{R}}\right) t_{1} \\
\therefore t_{2}=\left(\frac{200}{100}\right)(83.33)=166.6 \mathrm{~ms}
\end{gathered}
$$

58. For $n$-bit flash type $A / D$ converter what is the number of comparators required and write the disadvantages of that type of a converter. (Dec - 04) (May-15)
$\rightarrow$ Number of comparators required $=2^{\mathrm{n}}-1$
$\rightarrow$ The disadvantages of flash type A/D converters are:
59. Large number of comparators is required as $n$ increases. Thus ADCs are restricted to 8 bits.
60. Cost is high
61. Less Accurate
62. What is meant by cut off frequency of a high pass filter and how it is found out in a first order high pass filter?
$\rightarrow$ The frequency at which the gain is 0.707 times the gain of band pass filter is called low cut-off frequency and is denoted as $\mathrm{f}_{\mathrm{L}}$.
where,

$$
f_{L}=\frac{1}{2 \pi R C}
$$

60. Where do we use successive approximating type ADC?
$\rightarrow$ Successive Approximation type ADC is used in Data acquisition systems.
61. What are the applications of Peak Detectors? (Dec - 12)
$\rightarrow$ Peak Detectors find application in
62. Test and Measurement Instrumentation
63. Amplitude Modulation Communication
64. Draw the circuit of a Positive Clipper. (Dec - 14)

65. Calculate the value of LSB, MSB and full scale output for an 8 - bit DAC for 0 to 12 V range. (Nov-15)
$\mathrm{LSB}=1 / 2^{\wedge} 8=1 / 256$
For 12 V range $\mathrm{LSB}=12 / 256=46 \mathrm{mV}$
$\mathrm{MSB}=1 / 2 *($ full scale $)=1 / 2^{*}(12 \mathrm{~V})=6 \mathrm{~V}$
Full scale output= (full scale voltage-1 LSB)
$=12 \mathrm{~V}-0.046 \mathrm{~V}=11.954 \mathrm{~V}$
66. List the applications of clipper and clamper circuits. (Nov-17)

- Clipper and Clamper are widely used in analog television receivers and FM transmitters.


## UNIT - III

## APPLICATIONS OF OP-AMP

## $\underline{\text { Part - B - 16Mark Questions }}$

## 1. INSTRUMENTATION AMPLIFIER AND ITS APPLICATIONS OF TRANSDUCER BRIDGE

1. Draw the circuit of instrumentation amplifier and derive the expression for output voltage for in it. Also write the advantages of instrumentation amplifier. (16)
(or)
Explain the working of instrumentation amplifier. (May-15) (8)
2. INSTRUMENTATION AMPLIFIER:
$\rightarrow$ In a number of industrial and consumer applications, one is required to measure and control physical quantities.
$\rightarrow$ Some typical examples are measurement and control of temperature, humidity, light intensity, water flow etc.
$\rightarrow$ These physical quantities are usually measured with the help of transducers.
$\rightarrow$ The output of transducer has to be amplified so that it can drive the indicator or display system.
$\rightarrow$ This function is performed by an instrumentation amplifier.
$\rightarrow$ The important features of an instrumentation amplifier are:
$>$ High gain accuracy
> High CMRR
$>$ High gain stability with low temperature coefficient
$>$ Low d.c. offset
$>$ Low output impedance
$\rightarrow$ Consider the basic differential amplifier shown in Fig. 1.


Fig. 3.1 Differential amplifier using single op-amp
$\rightarrow$ It can be easily seen that the output voltage $\mathrm{V}_{0}$ is given by,

$$
V_{0}=-\frac{R_{2}}{R_{1}} V_{2}+\frac{1}{1+\frac{R_{3}}{R_{4}}} V_{1}\left(1+\frac{R_{2}}{R_{1}}\right)
$$

or

$$
V_{0}=-\frac{R_{2}}{R_{1}}\left[V_{2}-\frac{1}{1+\frac{R_{3}}{R_{4}}}\left(\frac{R_{1}}{R_{2}}+1\right) V_{1}\right]
$$

$\rightarrow$ For $\mathrm{R}_{1} / \mathrm{R}_{2}=\mathrm{R}_{3} / \mathrm{R}_{4}$, we obtain

$$
V_{0}=\frac{R_{2}}{R_{1}}\left(V_{1}-V_{2}\right)
$$

$\rightarrow$ In the circuit of Fig. 1, source $V_{1}$ sees an input impedance $=R_{3}+R_{4}(101 \mathrm{k} \Omega)$ and the impedance seen by source $V_{2}$ is only $R_{1}(1 \mathrm{k} \Omega)$.
$\rightarrow$ This low impedance may load the signal source heavily. Therefore, high resistance buffer is used after each input to avoid this loading effect as shown in Fig. 2.


Fig. 3.2An improved Instrumentation amplifier
$\rightarrow$ The op-amps $A_{1}$ and $A_{2}$ have differential input voltage as zero. For $V_{1}=V_{2}$, that is, under common mode condition, the voltage across R will be zero.
$\rightarrow$ As no current flows through R and $\mathrm{R}^{\prime}$ the non-inverting amplifier $\mathrm{A}_{1}$ acts as voltage follower so its output $\mathrm{V}_{2}{ }^{\prime}=\mathrm{V}_{2}$.
$\rightarrow$ Similarly op-amp $A_{2}$ acts as voltage follower having output $\mathrm{V}_{1}{ }^{\prime}=\mathrm{V}_{1}$.
$\rightarrow$ However, if $\mathrm{V}_{1} \neq \mathrm{V}_{2}$, current flows in R and $\mathrm{R}^{\prime}$, and $\left(\mathrm{V}_{2}{ }^{\prime}-\mathrm{V}_{1}{ }^{\prime}\right)>\left(\mathrm{V}_{2}-\mathrm{V}_{1}\right)$.
$\rightarrow$ Therefore, this circuit has differential gain and CMRR more compared to the single op-amp circuit of Fig. 1.
$\rightarrow$ The output voltage $\mathrm{V}_{0}$ can be calculated as follows:
$\rightarrow$ The voltage at the (+) input terminal of op-amp $\mathrm{A}_{3}$ is,

$$
\frac{R_{2} V_{1}^{\prime}}{R_{1}+R_{2}}
$$

$\rightarrow$ Using superposition theorem, we have,

$$
\begin{gathered}
V_{0}=-\frac{R_{2}}{R_{1}} V_{2}^{\prime}+\left(1+\frac{R_{2}}{R_{1}}\right)\left(\frac{R_{2} V_{1}^{\prime}}{R_{1}+R_{2}}\right) \\
V_{0}=\frac{R_{2}}{R_{1}}\left(V_{1}^{\prime}-V_{2}^{\prime}\right)
\end{gathered}
$$

$\rightarrow$ Since, no current flows into op-amp, the current I flowing (upwards) in R is,

$$
\mathrm{I}=\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) / \mathrm{R}
$$

and passes through the resistor R'.

$$
V_{1}^{\prime}=R^{\prime} I+V_{1}=\frac{R^{\prime}}{R}\left(V_{1}-V_{2}\right)+V_{1}
$$

and

$$
V_{2}^{\prime}=-R^{\prime} I+V_{2}=-\frac{R^{\prime}}{R}\left(V_{1}-V_{2}\right)+V_{2}
$$

$\rightarrow$ Putting the values of $V_{1}{ }^{\prime}$ and $V_{2}{ }^{\prime}$ in $V_{0}$ equation, we get,

$$
\begin{gathered}
V_{0}=\frac{R_{2}}{R_{1}}\left(\frac{R^{\prime}}{R}\left(V_{1}-V_{2}\right)+V_{1}-\left(-\frac{R^{\prime}}{R}\left(V_{1}-V_{2}\right)+V_{2}\right)\right) \\
V_{0}=\frac{R_{2}}{R_{1}}\left[\frac{2 R^{\prime}}{R}\left(V_{1}-V_{2}\right)+\left(V_{1}-V_{2}\right)\right] \\
\text { or } \\
V_{0}=\frac{R_{2}}{R_{1}}\left(1+\frac{2 R^{\prime}}{R}\right)\left(V_{1}-V_{2}\right)
\end{gathered}
$$

$\rightarrow$ The difference gain of this instrumentation amplifier can be varied by using a variable resistance R .


Fig. 3.3 Instrumentation amplifier using Transducer Bridge
$\rightarrow$ Fig. 3 shows a differential instrumentation amplifier using Transducer Bridge.
$\rightarrow$ The circuit uses a resistive transducer whose resistance changes as a function of the physical quantity to be measured.
$\rightarrow$ The bridge is initially balanced by a d.c. supply voltage $V_{d c}$ so that $V_{1}=V_{2}$.
$\rightarrow$ As the physical quantity changes, the resistance $\mathrm{R}_{\mathrm{T}}$ of the transducer also changes, causing an unbalance in the bridge $\left(\mathrm{V}_{1} \neq \mathrm{V}_{2}\right)$.
$\rightarrow$ This differential voltage now gets amplified by the three op-amp differential instrumentation amplifier.

## PROBLEM:

2. Find the following for the given op- amp differential amplifier: (i) the gain of the amplifier (ii) the input resistance (iii) output voltage. When the input are $1 \sin (2000 t) V, 1.2 \sin (2000 t) V$ and $R 1=R 3=1.2 \mathrm{~K} \Omega, \mathrm{R} 2=\mathrm{R} 4=22 \mathrm{~K} \Omega$. (Apr/May 2019) 13 marks


## Solution:

Given Parameters:
$V_{1}=1 \sin (2000 t) V ; V_{2}=1.2 \sin (2000 t)$
$R_{1}=R_{3}=1.2 \mathrm{~K} \Omega$
$\mathbf{R}_{2}=\mathbf{R}_{4}=\mathbf{2 2} \mathbf{K \Omega}$
(i) Output voltage
$\mathrm{V}_{0}=\left(\mathrm{R}_{2} / \mathrm{R}_{1}\right)\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)$ $=(22 \mathrm{~K} \Omega / 1.2 \mathrm{~K} \Omega)(1.2-1)$
$\mathrm{V}_{0}=3.67 \mathrm{~V}$
$V_{\text {in }}=V_{1}+V_{2}=(1+1.2)$ $=2.2 \mathrm{~V}$
(ii) Gain of the amplifier

$$
\begin{aligned}
\mathrm{Av}_{\mathrm{V}} & =\mathrm{V}_{0} / \mathrm{V}_{\text {in }} \\
& =3.67 / 2.2 \\
& =1.67 \mathrm{~V}
\end{aligned}
$$

(iii) Input resistance

For $\mathrm{V}_{1}$
Input resistance $\mathrm{V}_{\mathrm{i}}=\mathrm{R}_{1}=1.2 \mathrm{~K} \Omega$
For $\mathrm{V}_{2}$
Input resistance $\mathrm{V}_{\mathrm{i}}=\mathrm{R}_{3}+\mathrm{R}_{4}=(1.2+22)$
$=23.2 \mathrm{~K} \Omega$

## 2. LOG AND ANTILOG AMPLIFIERS

3. With circuit diagram explain the working of $\log$ and anti-log amplifiers. (Dec -14)
4. LOG AND ANTILOG AMPLIFIER:
$\rightarrow$ There are several applications of $\log$ and antilog amplifiers.
$\rightarrow$ Antilog computation may require functions such as $\ln \mathrm{x}, \log \mathrm{x}$ or $\sinh \mathrm{x}$.
$\rightarrow$ These can be performed continuously with log-amps.
$\rightarrow$ One would like to have direct dB display on digital voltmeter and spectrum analyser.
$\rightarrow$ Log-amp can easily perform this function. Log-amp can also be used to compress the dynamic range of a signal.

### 2.1 Log Amplifier:

$\rightarrow$ The fundamental log-amp circuit is shown in Fig. 4 where a grounded base transistor is placed in the feedback path.
$\rightarrow$ Since the collector is held at virtual ground and the base is also grounded the transistor's voltage-current relationship becomes that of a diode and is given by,

$$
I_{E}=I_{S}\left(e^{q V_{E} / k T}-1\right)
$$

$\rightarrow$ Since, $\mathrm{I}_{\mathrm{C}}=\mathrm{I}_{\mathrm{E}}$ for a grounded base transistor,

$$
I_{C}=I_{S}\left(e^{q V_{E} / k T}-1\right)
$$

$$
\begin{gathered}
I_{S}=\text { emitter saturation current } \approx 10^{-13} \mathrm{~A} \\
k=\text { Boltzmann's constant }
\end{gathered}
$$

$$
T=\text { absolute temperature }\left(\text { in }{ }^{0} K\right)
$$

Therefore,

$$
\frac{I_{C}}{I_{S}}=\left(e^{q V_{E} / k T}-1\right)
$$

or

$$
\begin{aligned}
e^{q V_{E} / k T} & =\frac{I_{C}}{I_{S}}+1 \\
& \approx \frac{I_{C}}{I_{S}}
\end{aligned}
$$

as $\mathrm{I}_{\mathrm{s}} \approx 10^{-13} \mathrm{~A}, \mathrm{I}_{\mathrm{C}} \gg \mathrm{I}_{\mathrm{S}}$
$\rightarrow$ Taking natural $\log$ on both sides, we get

$$
V_{E}=\frac{k T}{q} \ln \left(\frac{I_{C}}{I_{S}}\right)
$$



Fig. 3.4 Fundamental log-amp circuit
Also in Fig. 3.4,

$$
\begin{aligned}
I_{C} & =\frac{V_{i}}{R_{1}} \\
V_{E} & =-V_{0}
\end{aligned}
$$

so,

$$
V_{0}=-\frac{k T}{q} \ln \left(\frac{V_{i}}{R_{1} I_{S}}\right)=-\frac{k T}{q} \ln \left(\frac{V_{i}}{V_{r e f}}\right)
$$

where,

$$
V_{r e f}=R_{1} I_{S}
$$

$\rightarrow$ The output voltage is thus proportional to the logarithm of input voltage.
$\rightarrow$ Although the circuit gives natural $\log (\ln )$, one can find $\log _{10}$ by proper scaling.

$$
\log _{10} X=0.4343 \ln X
$$

$\rightarrow$ The circuit, however, has one problem. The emitter saturation current Is varies from transistor to transistor and with temperature.
$\rightarrow$ Thus a stable reference voltage $\mathrm{V}_{\text {ref }}$ cannot be obtained. This is eliminated by the circuit given in Fig. 5.


Fig. 3.5 Log-amp with saturation current and temperature compensation
$\rightarrow$ The input is applied to one log-amp, while a reference voltage is applied to another log-amp.
$\rightarrow$ The two transistors are integrated close together in the same silicon wafer.
$\rightarrow$ This provides a close match of saturation currents and ensures good thermal tracking.
Assume,

$$
\mathrm{I}_{\mathrm{S} 1}=\mathrm{I}_{\mathrm{S} 2}=\mathrm{I}_{\mathrm{S}}
$$

and then,

$$
V_{1}=-\frac{k T}{q} \ln \left(\frac{V_{i}}{R_{1} I_{S}}\right)
$$

and

$$
V_{2}=-\frac{k T}{q} \ln \left(\frac{V_{r e f}}{R_{1} I_{S}}\right)
$$

Now,

$$
\begin{gathered}
V_{0}=V_{2}-V_{1}=\frac{k T}{q}\left[\ln \left(\frac{V_{i}}{R_{1} I_{S}}\right)-\ln \left(\frac{V_{r e f}}{R_{1} I_{S}}\right)\right] \\
V_{0}=\frac{k T}{q} \ln \left(\frac{V_{i}}{V_{\text {ref }}}\right)
\end{gathered}
$$

$\rightarrow$ Thus reference level is now set with a single external voltage source. Its dependence on device and temperature has been removed.
$\rightarrow$ The voltage $\mathrm{V}_{0}$ is still dependent upon temperature and is directly proportional to T .
$\rightarrow$ This is compensated by the last op-amp stage $\mathrm{A}_{4}$ which provides a non-inverting gain of (1+ $\mathrm{R}_{2} / \mathrm{R}_{\mathrm{TC}}$ ).
$\rightarrow$ Now, the output voltage is,

$$
V_{0 \text { comp }}=\left(1+\frac{R_{2}}{R_{T C}}\right) \frac{k T}{q} \ln \left(\frac{V_{i}}{V_{\text {ref }}}\right)
$$

$\rightarrow$ where, $\mathrm{R}_{\mathrm{TC}}$ is a temperature sensitive resistance with a positive co-efficient of temperature (sensistor) so that the slope of the equation becomes constant as the temperature changes.
$\rightarrow$ The circuit in Fig.3.5 requires four op-amps, and becomes expensive if FET op-amps are used for precision.
$\rightarrow$ The same output (with an inversion) can be obtained by the circuit of Fig. 6 using two op-amps only.


Fig. 3.6 Log-amp using two op-amps only

### 2.2 Antilog Amplifier:

$\rightarrow$ The circuit is shown in Fig.3.7.


Fig. 3.7 Antilog amplifier
$\rightarrow$ The input $\mathrm{V}_{\mathrm{i}}$ for the antilog-amp is fed into the temperature compensating voltage divider $\mathrm{R}_{2}$ and $\mathrm{R}_{\mathrm{TC}}$ and then to the base of $\mathrm{Q}_{2}$.
$\rightarrow$ The output $\mathrm{V}_{0}$ of the antilog-amp is fed back to the inverting input of $\mathrm{A}_{1}$ through the resistor $\mathrm{R}_{1}$.
$\rightarrow$ The base to emitter voltage of transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ can be written as

$$
V_{Q 1 B-E}=\frac{k T}{q} \ln \left(\frac{V_{0}}{R_{1} I_{S}}\right)
$$

and

$$
V_{Q 2 B-E}=\frac{k T}{q} \ln \left(\frac{V_{r e f}}{R_{1} I_{S}}\right)
$$

$\rightarrow$ Since the base of $\mathrm{Q}_{1}$ is tied to ground, we get,

$$
V_{A}=-V_{Q 1 B-E}=-\frac{k T}{q} \ln \left(\frac{V_{0}}{R_{1} I_{S}}\right)
$$

$\rightarrow$ The base voltage $\mathrm{V}_{\mathrm{B}}$ of $\mathrm{Q}_{2}$ is,

$$
V_{B}=\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right) V_{i}
$$

$\rightarrow$ The voltage at the emitter of $\mathrm{Q}_{2}$ is,

$$
\begin{gathered}
V_{Q 2 E}=V_{B}+V_{Q 2 E-B} \\
\text { or } \\
V_{Q 2 E}=\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right) V_{i}-\frac{k T}{q} \ln \left(\frac{V_{r e f}}{R_{1} I_{S}}\right)
\end{gathered}
$$

$\rightarrow$ But the emitter voltage of $\mathrm{Q}_{2}$ is $\mathrm{V}_{\mathrm{A}}$, that is,

$$
\begin{gathered}
V_{A}=V_{Q 2 E} \\
\text { or } \\
-\frac{k T}{q} \ln \left(\frac{V_{0}}{R_{1} I_{S}}\right)=\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right) V_{i}-\frac{k T}{q} \ln \left(\frac{V_{r e f}}{R_{1} I_{S}}\right) \\
\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right) V_{i}=-\frac{k T}{q}\left(\ln \left(\frac{V_{0}}{R_{1} I_{S}}\right)-\ln \left(\frac{V_{r e f}}{R_{1} I_{S}}\right)\right) \\
\quad \text { or } \\
-\frac{q}{k T}\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right) V_{i}=\ln \left(\frac{V_{0}}{V_{r e f}}\right)
\end{gathered}
$$

$\rightarrow$ Changing natural $\log ^{\text {to }} \log _{10}$ we get,

$$
-0.4343\left(\frac{q}{k T}\right)\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right) V_{i}=0.4343 \times \ln \left(\frac{V_{0}}{V_{\text {ref }}}\right)
$$

or

$$
-K^{\prime} V_{i}=\log _{10}\left(\frac{V_{0}}{V_{r e f}}\right)
$$

or

$$
\begin{aligned}
& \frac{V_{0}}{V_{\text {ref }}}=10^{-K^{\prime} V_{i}} \\
& \quad \text { or } \\
& V_{0}=V_{r e f}\left(10^{-K^{\prime} V_{i}}\right) \\
& \quad K^{\prime}=0.4343\left(\frac{q}{k T}\right)\left(\frac{R_{T C}}{R_{2}+R_{T C}}\right)
\end{aligned}
$$

where,
$\rightarrow$ Hence an increase of input by one volt causes the output to decrease by a decade.

## 4. ANALOG MULTIPLIER AND VOLTAGE DIVIDER

### 4.1 ANALOG MULTIPLIER

4. Explain the op-amp application as analog multiplier circuit.
$\rightarrow$ A multiplier is a circuit which produces output that is the product of two inputs applied.
$\rightarrow$ A circuit which performs multiplication of two analog voltages is called as analog multiplier.
$\rightarrow$ If $V_{1}$ and $V_{2}$ were the two input analog voltages applied, then the output voltage $\mathrm{V}_{0}$ is given as,
$\mathrm{V}_{0}=\mathrm{k} \mathrm{V}_{1} \mathrm{~V}_{2}$
Where, k - scaling factor
$\rightarrow$ The use of a scaling factor k is to avoid the saturating output.
$\rightarrow$ This is because; the product of two input voltages with moderate value could cause the output to reach saturation.
$\rightarrow$ In such a situation, it may become impossible to measure the desired product output $\mathrm{V}_{0}$.
$\rightarrow$ The above expression for $\mathrm{V}_{0}$ is the ideal output voltage. They are
(i) Input signal offset $\left(\varphi_{1} \& \varphi_{2}\right)$
(ii) Error in scaling factor k (e)
(iii) Output signal offset $\left(\varphi_{0}\right)$

With all these parameters, the output of a practical multiplier is given as $\mathrm{V}_{0}$ defined by,

$$
V_{0}=\frac{\left(V_{1}+\varphi_{1}\right)\left(V_{2}+\varphi_{2}\right)}{10^{X}(1+e)}+\varphi_{0}
$$

Note that x can be any integer or fractional value.

### 4.2 Voltage Divider

## 5. Explain the op-amp application as voltage divider circuit.

$\rightarrow$ Voltage divider can be implemented by connecting a multiplier in the feedback loop of an opamp as shown here in figure below.
$\rightarrow \mathrm{V}_{\text {num }}$ is the numerator voltage and $\mathrm{V}_{\text {den }}$ is the denominator voltage.
$\rightarrow$ Note that node ' $a$ ' is at virtual ground and other end of $R_{c}$ is physically grounded.
$\rightarrow$ From the diagram,
$\mathrm{i}_{1}+\mathrm{i}_{2}=0$ and substituting $i_{1}=\frac{V_{\text {num }}}{R} ; i_{2}=\frac{V_{o m}}{R}$
$\frac{V_{\text {num }}}{R}+\frac{V_{o m}}{R}=0$
$\& V_{\text {om }}=k V_{\text {OA }} V_{\text {den }}=-V_{\text {num }}$
[Where $\mathrm{V}_{\text {om }}$ is output of multiplier with two inputs $\mathrm{V}_{\mathrm{OA}}$ and $\mathrm{V}_{\text {den }}$ ]

$$
V_{O A}=\frac{-V_{\text {num }}}{K V_{d e n}}
$$

$\rightarrow \mathrm{K}$ is the scale factor. Thus output $\mathrm{V}_{\mathrm{OA}}$ from op-amp is the divided voltage.


## 5. $1^{\text {ST }}$ AND $2^{\text {ND }}$ ORDER ACTIVE FILTERS

## 6. Draw the circuit of a first order Butterworth low pass filter and derive its transfer function.

### 5.1 FIRST ORDER LOW PASS BUTTER-WORTH FILTER:

$\rightarrow$ The first order low pass Butterworth filter is realised by R-C circuit used along with an opamp, used in the non-inverting configuration.
$\rightarrow$ The circuit diagram is shown in Fig. 8.


Fig. 3.8 First Order Low Pass Butterworth Filter
$\rightarrow$ This is also called one pole low pass Butterworth filter.
$\rightarrow$ The resistances $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{R}_{1}$ decide the gain of the filter in the pass band.

### 5.1.1 Analysis of the Filter Circuit:

$\rightarrow$ The impedance of the capacitor C is $-\mathrm{j} \mathrm{X}_{\mathrm{C}}$ where $\mathrm{X}_{\mathrm{C}}$ is the capacitive reactance given by,

$$
X_{C}=\frac{1}{2 \pi f C}
$$

$\rightarrow$ By the potential divider rule, the voltage at the non-inverting input terminal A which is the voltage across capacitor C is given by,

$$
\begin{gathered}
V_{A}=\frac{-j X_{C}}{R-j X_{C}} \cdot V_{\text {in }} \\
\therefore \quad V_{A}=\frac{-j\left(\frac{1}{2 \pi f C}\right)}{R-j\left(\frac{1}{2 \pi f C}\right)} \cdot V_{i n}=\frac{-j}{2 \pi f R C-j} \cdot V_{i n}=\frac{V_{i n}}{1-\frac{2 \pi f R C}{j}}
\end{gathered}
$$

but $-\mathrm{j}=1 / \mathrm{j}$ and $-1 / \mathrm{j}=\mathrm{j}$

$$
\therefore \quad V_{A}=\frac{V_{i n}}{1+j 2 \pi f R C}
$$

$\rightarrow$ As the op-amp is in the non-inverting configuration,

$$
\begin{gathered}
V_{0}=\left(1+\frac{R_{f}}{R_{1}}\right) V_{A} \\
V_{0}=\left(1+\frac{R_{f}}{R_{1}}\right) \cdot \frac{V_{i n}}{1+j 2 \pi f R C}
\end{gathered}
$$

i.e.
where,

$$
\frac{V_{0}}{V_{i n}}=\frac{A_{F}}{1+j\left(\frac{f}{f_{H}}\right)}
$$

$$
A_{F}=\left(1+\frac{R_{f}}{R_{1}}\right)=\text { Gain of filter in pass band }
$$

$$
f_{H}=\frac{1}{2 \pi f C}=\text { High cut }- \text { off frequency of filter }
$$

and

$$
f=\text { Operating frequency }
$$

$\rightarrow$ The $\mathrm{V}_{0} / \mathrm{V}_{\text {in }}$ is the transfer function of the filter and can be expressed in the polar form as,

$$
\frac{V_{0}}{V_{i n}}=\left|\frac{V_{0}}{V_{i n}}\right|<\varphi
$$

where,

$$
\begin{aligned}
\left|\frac{V_{0}}{V_{i n}}\right|= & \frac{A_{F}}{\sqrt{1+\left(\frac{f}{f_{H}}\right)^{2}}} \\
& \varphi=-\tan ^{-1}\left(\frac{f}{f_{H}}\right)
\end{aligned}
$$

The phase angle $\Phi$ is in degrees.
$\rightarrow$ The transfer function equation describes the behaviour of the low pass filter.
$>$ At very low frequencies, $\mathrm{f}<\mathrm{f}_{\mathrm{H}}$

$$
\left|\frac{V_{0}}{V_{\text {in }}}\right|=A_{F} \text { i.e.constant }
$$

$>\operatorname{Atf}=\mathrm{f}_{\mathrm{H}}$,

$$
\left|\frac{V_{0}}{V_{\text {in }}}\right|=\frac{A_{F}}{\sqrt{2}}=0.707 A_{F} \text { i.e. } 3 \mathrm{~dB} \text { down to the level of } A_{F}
$$

$>\operatorname{Atf}>\mathrm{f}_{\mathrm{H}}$

$$
\left|\frac{V_{0}}{V_{i n}}\right|<A_{F}
$$

$\rightarrow$ Thus for the range of frequencies, $0<f<f_{H}$, the gain is almost constant equal to $f_{H}$ which is high cut-off frequencies.
$\rightarrow$ At $f=f_{H}$, gain reduces to $0.707 A_{F}$ i.e. 3 dB down from $A_{F}$ and as the frequency increases than $\mathrm{f}_{\mathrm{H}}$, the gain decreases at a rate of $20 \mathrm{~dB} /$ decade.
$\rightarrow$ The rate 20 dB / decade mean decrease of 20 dB in gain per 10 times change in frequency.
$\rightarrow$ The same rate can be expressed as $6 \mathrm{~dB} /$ octave i.e. decrease of 6 dB per two times change in the frequency.
$\rightarrow$ The frequency $f_{H}$ is called cut off frequency, break frequency, $\mathbf{- 3} \mathbf{d B}$ frequency or corner frequency.
$\rightarrow$ The frequency response is shown in the Fig. 9.


Fig. 3.9 Frequency Response

### 5.1.2 Design steps:

The design steps for the first order low pass Butterworth filter are,
$>$ Choose the cut-off frequency, $\mathrm{f}_{\mathrm{H}}$.
$>$ Choose the capacitance C usually between 0.001 and $1 \mu \mathrm{~F}$. Generally, it is selected as $1 \mu \mathrm{~F}$ or less than that. For better performance, Mylar or Tantalum capacitors are selected.
$>$ Now, for the RC circuit, $\quad f_{H}=\frac{1}{2 \pi f C}$
$>$ Hence, as $\mathrm{f}_{\mathrm{H}}$ and C are known, calculate the value of R .
$>$ The resistance $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{R}_{1}$ can be selected depending on the required gain in the pass band. $\quad A_{F}=\left(1+\frac{R_{f}}{R_{1}}\right)$

### 5.2 SECOND ORDER LOW PASS BUTTERWORTH FILTER:

7. Draw the circuit of a second order Butterworth low pass filter and derive its transfer function. (Nov-17) $(16,13)$
(or)

Design a second order butter worth low pass filter having upper cut-off frequency of $1 \mathbf{k H z}$. (Nov-15) (12)
$\rightarrow$ The practical response of the filter must be very close to an ideal one.
$\rightarrow$ In case of low pass filter, it is always desirable that the gain rolls off very fast after the cut off frequency, in the stop band.
$\rightarrow$ In case of first order filter, the gain rolls off at a rate of $40 \mathrm{~dB} /$ decade.
$\rightarrow$ Thus, the slope of the frequency response after $f=f_{H}$ is $-40 \mathrm{~dB} /$ decade, for a second order low pass filter.
$\rightarrow$ A first order filter can be converted to second order type using an additional RC network as shown in the fig.3.10.


Fig. 3.10 Second Order Low Pass Butterworth Filter
$\rightarrow$ The cut off frequency $f_{H}$ for the filter is now decided by $R_{2}, C_{2}, R_{3}$, and $C_{3}$.
$\rightarrow$ The gain of the filter is as usual decided by op-amp i.e. the resistance $\mathrm{R}_{1}$ and $\mathrm{R}_{\mathrm{f}}$.

### 5.2.1 Analysis of the Filter circuit:

$\rightarrow$ For deriving the expression for the cut off frequency, let us use the Laplace transform method.
$\rightarrow$ The input RC network can be represented in the Laplace domain as shown in Fig. 3.11
Now,

$$
\begin{equation*}
I_{1}=I_{2}+I_{3} \tag{1}
\end{equation*}
$$

i.e.

$$
\begin{equation*}
\frac{V_{i n}-V_{1}}{R_{2}}=\frac{V_{1}-V_{0}}{\left(\frac{1}{s c_{2}}\right)}+\frac{V_{1}-V_{A}}{R_{3}} \tag{2}
\end{equation*}
$$



Vo (s)
Fig. 3.11 Laplace domain of RC Network
$\rightarrow$ Using potential divider rule, we can write,

$$
\begin{align*}
V_{A} & =V_{1}\left[\frac{\frac{1}{s C_{3}}}{R_{3}+\frac{1}{s C_{3}}}\right]  \tag{3}\\
V_{A} & =\frac{V_{1}}{1+s R_{3} C_{3}} \\
\therefore V_{1} & =V_{A}\left(1+s R_{3} C_{3}\right)
\end{align*}
$$

$\rightarrow$ Substituting in equation (2) and solving for $\mathrm{V}_{\mathrm{A}}$, we get,

$$
\begin{gather*}
\frac{V_{i n}-V_{A}\left(1+s R_{3} C_{3}\right)}{R_{2}}=\frac{V_{A}\left(1+s R_{3} C_{3}\right)-V_{0}}{\left(\frac{1}{s C_{2}}\right)}+\frac{V_{A}\left(1+s R_{3} C_{3}\right)-V_{A}}{R_{3}} \\
\frac{V_{i n}}{R_{2}}+V_{0}\left(s C_{2}\right)=V_{A}\left[\frac{\left(1+s R_{3} C_{3}\right)}{R_{2}}+s C_{2}\left(1+s R_{3} C_{3}\right)+\frac{\left(1+s R_{3} C_{3}\right)}{R_{3}}-\frac{1}{R_{3}}\right] \\
\therefore \quad \frac{V_{i n}}{R_{2}}+V_{0}\left(s C_{2}\right)=V_{A}\left[\frac{R_{3}\left(1+s R_{3} C_{3}\right)+R_{2} R_{3} s C_{2}\left(1+s R_{3} C_{3}\right)+R_{2}\left(1+s R_{3} C_{3}\right)-R_{2}}{R_{2} R_{3}}\right] \\
\therefore \quad\left(R_{3} V_{\text {in }}+V_{0} s R_{2} R_{3} C_{2}\right)=V_{A}\left[\left(1+s R_{3} C_{3}\right)\left(R_{3}+R_{2} R_{3} s C_{2}+R_{2}\right)-R_{2}\right] \\
\left.V_{A}=\frac{R_{3} V_{\text {in }}+V_{0} s R_{2} R_{3} C_{2}}{\left[\left(1+s R_{3} C_{3}\right)\left(R_{3}+R_{2} R_{3} s C_{2}+R_{2}\right)-R_{2}\right]}\right) \tag{5}
\end{gather*}
$$

$\rightarrow$ Now, for op-amp in non-inverting configuration,

$$
V_{0}=A_{F} V_{A}
$$

where,

$$
\begin{equation*}
A_{F}=1+\frac{R_{f}}{R_{1}} \tag{6}
\end{equation*}
$$

and

$$
V_{A}=\text { The voltage at the non }- \text { inverting terminal }
$$

$$
V_{0}=A_{F}\left[\frac{R_{3} V_{i n}+V_{0} s R_{2} R_{3} C_{2}}{\left[\left(1+s R_{3} C_{3}\right)\left(R_{3}+R_{2} R_{3} s C_{2}+R_{2}\right)-R_{2}\right]}\right]
$$

$$
\therefore \quad \frac{A_{F} R_{3} V_{\text {in }}}{\left[\left(1+s R_{3} C_{3}\right)\left(R_{3}+R_{2} R_{3} s C_{2}+R_{2}\right)-R_{2}\right]}=V_{0}\left[1-\frac{s R_{2} R_{3} C_{2}}{\left[\left(1+s R_{3} C_{3}\right)\left(R_{3}+R_{2} R_{3} s C_{2}+R_{2}\right)-R_{2}\right]}\right]
$$

$$
\therefore \quad A_{F} R_{3} V_{i n}=V_{0}\left[\left(1+s R_{3} C_{3}\right)\left(R_{3}+R_{2} R_{3} s C_{2}+R_{2}\right)-R_{2}\right]-s R_{2} R_{3} C_{2}
$$

$$
\begin{equation*}
\therefore \quad \frac{V_{0}}{V_{i n}}=\frac{A_{F}}{s^{2}+\frac{\left(R_{3} C_{3}+R_{2} C_{3}+R_{2} C_{2}-A_{F} R_{2} C_{2}\right) s}{R_{2} R_{3} C_{2} C_{3}}+\frac{1}{R_{2} R_{3} C_{2} C_{3}}} \tag{7}
\end{equation*}
$$

$\rightarrow$ As the order of $s$ in the gain expression is two, the filter is called second order filter.
$\rightarrow$ The standard form of the transfer function of any second order system is,

$$
\begin{equation*}
\frac{V_{0}}{V_{i n}}=\frac{A}{s^{2}+2 \xi \omega_{n} s+\omega_{n}^{2}} \tag{8}
\end{equation*}
$$

where, $\mathrm{A}=$ Overall gain
$\xi=$ Damping of system
$\omega_{\mathrm{n}}=$ Natural frequency of oscillations
$\rightarrow$ Comparing equation (7) and (8), we can say that,

$$
\begin{equation*}
\omega_{n}^{2}=\frac{1}{R_{2} R_{3} C_{2} C_{3}} \tag{9}
\end{equation*}
$$

$\rightarrow$ In case of filters, this frequency is nothing but the cut-off frequency, $\omega_{H}$
$\therefore \quad \omega_{H}^{2}=\frac{1}{R_{2} R_{3} C_{2} C_{3}}$
$\therefore \quad\left(2 \pi f_{H}\right)^{2}=\frac{1}{R_{2} R_{3} C_{2} C_{3}}$

$$
\begin{equation*}
\therefore \quad f_{H}=\frac{1}{2 \pi \sqrt{R_{2} R_{3} C_{2} C_{3}}} \tag{10}
\end{equation*}
$$

This is the required cut-off frequency.
$\rightarrow$ Replacing s by $\mathrm{j} \omega$, the transfer function can be written in the frequency domain and hence, finally, can be expressed in the polar form as,

$$
\frac{V_{0}}{V_{\text {in }}}=\left|\frac{V_{0}}{V_{\text {in }}}\right|<\varphi
$$

where,

$$
\begin{equation*}
\left|\frac{V_{0}}{V_{i n}}\right|=\frac{A_{F}}{\sqrt{1+\left(\frac{f}{f_{H}}\right)^{4}}} \tag{11}
\end{equation*}
$$

where, $\mathrm{A}_{\mathrm{F}}=$ Gain of filter in pass band
$\mathrm{f}=$ Input frequency in Hz
$\mathrm{f}_{\mathrm{H}}=$ High cut-off frequency in Hz
$\rightarrow$ The frequency response is shown in fig.3.12.


Fig. 3.12 Frequency Response
$\rightarrow$ At the cut-off frequency, $\mathrm{f}_{\mathrm{H}}$, the gain is $0.707 \mathrm{~A}_{\mathrm{F}}$ i.e. 3 dB down from its 0 Hz level.
$\rightarrow$ After, $\mathrm{f}_{\mathrm{H}}\left(\mathrm{f}>\mathrm{f}_{\mathrm{H}}\right)$, the gain rolls off at a rate of $40 \mathrm{~dB} /$ decade.
$\rightarrow$ Hence, the slope of the response after $\mathrm{f}_{\mathrm{H}}$ is $-40 \mathrm{~dB} /$ decade.

### 5.2.2 Design steps:

$\rightarrow$ The design steps for second order low pass Butterworth filter are:
$>$ Choose the cut-off frequency $\mathrm{f}_{\mathrm{H}}$.
$>$ The design can be simplified by selecting $\mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}$ andC $\mathrm{C}_{2}=\mathrm{C}_{3}=\mathrm{C}$ and choose a value of C less than or equal to $1 \mu \mathrm{~F}$.
$>$ Calculate the value of R from the equation,
$\Rightarrow f_{H}=\frac{1}{2 \pi \sqrt{R_{2} R_{3} C_{2} C_{3}}}=\frac{1}{2 \pi R C}$
$>A_{2} R_{2}=R_{3}=R$ and $C_{2}=C_{3}=C$, the pass band voltage gain $A_{F}=\left(1+R_{f} / R_{1}\right)$ of the second order low pass filter has to be equal to 1.586 .
$\rightarrow$ Note: For $\mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}$ and $\mathrm{C}_{2}=\mathrm{C}_{3}=\mathrm{C}$, the transfer function takes the form,

$$
\begin{equation*}
\frac{V_{0}(s)}{V_{i n}(s)}=\frac{A_{F}}{s^{2}+\frac{3-A_{F}}{R C} s+\frac{1}{R^{2} C^{2}}} \tag{12}
\end{equation*}
$$

$\rightarrow$ From this we can write that,
$\xi=$ Damping factor $=\left(3-\mathrm{A}_{\mathrm{F}}\right) / 2 \rightarrow(13)$
$\rightarrow$ Now, for second order Butterworth filter, the middle term required is $\sqrt{ } 2=1.414$, from the normalised Butterworth polynomial.

$$
\begin{align*}
& \therefore \quad 3-A_{F}=\sqrt{2}=1.414 \\
\therefore & A_{F}=1.5862 \tag{14}
\end{align*}
$$

$\rightarrow$ Thus, to ensure the Butterworth response, it is necessary that the gain $\mathrm{A}_{\mathrm{F}}$ is 1.586 .

$$
\begin{array}{cc}
\therefore & 1.586=1+\frac{R_{f}}{R_{1}} \\
\therefore & R_{f}=0.586 R_{1} \tag{15}
\end{array}
$$

$\rightarrow$ Hence, choose a value of $\mathrm{R}_{1} \leq 100 \mathrm{k} \Omega$ and calculate the corresponding value of $\mathrm{R}_{\mathrm{f}}$.

### 5.3 FIRST ORDER HIGH PASS BUTTERWORTH FILTER:

## 8. Discuss the second order high pass filter with its frequency response.

$\rightarrow$ A high pass filter is a circuit that attenuates all the signals below a specified cut-off frequency denoted as $\mathrm{f}_{\mathrm{L}}$.
$\rightarrow$ Thus, a high pass filter performs the opposite function to that of a low pass filter.
$\rightarrow$ Hence, the high pass filter circuit can be obtained by interchanging the frequency determining resistances and capacitors in low pass filter circuit.
$\rightarrow$ The first order high pass filter can be obtained by interchanging the elements R and C in the first order low pass filter circuit as shown in Fig. 3.13.
$\rightarrow$ The frequency at which the gain is 0.707 times the gain of filter in pass band is called low cutoff frequency and denoted as $f_{L}$.
$\rightarrow$ So, all the frequencies greater than $f_{L}$ is allowed to pass but the maximum frequency which is allowed to pass is determined by the closed loop band-width of the op-amp.


Fig. 3.13 First Order High Pass Butterworth Filter

### 5.3.1 Analysis of the Filter Circuit:

$\rightarrow$ The impedance of the capacitor is, $-\mathrm{j} \mathrm{X}_{\mathrm{C}}$, where,

$$
X_{C}=\frac{1}{2 \pi f C}
$$

$\rightarrow$ By the potential divider rule, the voltage at the non-inverting input terminal A which is the voltage across capacitor C is given by,

$$
\begin{gathered}
V_{A}=\left[\frac{R}{R-j X_{C}}\right] V_{\text {in }} \\
\therefore \quad V_{A}=\frac{R}{R-j\left(\frac{1}{2 \pi f C}\right)} \cdot V_{i n}=\frac{2 \pi f C}{2 \pi f R C-j} \cdot V_{i n}=V_{i n}\left[\frac{j 2 \pi f C}{\frac{2 \pi f R C}{-j}+1}\right]
\end{gathered}
$$

but $-\mathrm{j}=1 / \mathrm{j}$ and $-1 / \mathrm{j}=\mathrm{j}$

$$
\therefore \quad V_{A}=V_{i n}\left[\frac{j 2 \pi f C}{j 2 \pi f R C+1}\right]
$$

$\rightarrow$ This can be represented as,

$$
V_{A}=V_{\text {in }}\left[\frac{j\left(\frac{f}{f_{L}}\right)}{1+j\left(\frac{f}{f_{L}}\right)}\right]
$$

where,

$$
f_{L}=\frac{1}{2 \pi f C}=\text { Low cut }- \text { off frequency }
$$

$\rightarrow$ Now, for the op-amp in the non-inverting configuration,

$$
V_{0}=A_{F} V_{A}
$$

where, $\mathrm{V}_{\mathrm{A}}=$ voltage at the non-inverting input
and

$$
\mathrm{A}_{\mathrm{F}}=\left(1+\frac{R_{f}}{R_{1}}\right)=\text { gain of op-amp in pass band }
$$

$$
\therefore \quad V_{0}=A_{F} V_{i n}\left[\frac{j\left(\frac{f}{f_{L}}\right)}{1+j\left(\frac{f}{f_{L}}\right)}\right]
$$

i.e.
$\frac{V_{0}}{V_{\text {in }}}=A_{F}\left[\frac{j\left(\frac{f}{f_{L}}\right)}{1+j\left(\frac{f}{f_{L}}\right)}\right]$
$\rightarrow$ This is the transfer function of the filter and can be expressed in the polar form as,

$$
\frac{V_{0}}{V_{\text {in }}}=\left|\frac{V_{0}}{V_{i n}}\right|<\varphi
$$

where,

$$
\left|\frac{V_{0}}{V_{\text {in }}}\right|=\frac{A_{F}\left(\frac{f}{f_{L}}\right)}{\sqrt{1+\left(\frac{f}{f_{L}}\right)^{2}}}
$$

$\rightarrow$ The above equation describes the behaviour of the high pass filter.

* At very low frequencies, $\mathrm{f}<\mathrm{f}_{\mathrm{L}}$
$*\left|\frac{V_{0}}{V_{i n}}\right|<A_{F}$
* $\operatorname{At} \mathrm{f}=\mathrm{f}_{\mathrm{L}}$,
$\star\left|\frac{V_{0}}{V_{i n}}\right|=0.707 A_{F}$ i.e. $3 d B$ down from the level of $A_{F}$
* At $\mathrm{f}>\mathrm{f}_{\mathrm{L}}$, i.e. high frequencies, 1 can be neglected as compared to ( $\mathrm{f} / \mathrm{f}_{\mathrm{L}}$ ) from denominator.

$$
\therefore \quad\left|\frac{V_{0}}{V_{\text {in }}}\right| \cong A_{F} \text { i.e.constant }
$$

$\rightarrow$ Thus the circuit acts as high pass filter with a pass band gain as $\mathrm{A}_{\mathrm{F}}$.
$\rightarrow$ For the frequencies $\mathrm{f}<\mathrm{f}_{\mathrm{L}}$, the gain increases till $\mathrm{f}=\mathrm{f}_{\mathrm{L}}$ at a rate of $+20 \mathrm{~dB} /$ decade.
$\rightarrow$ Hence, the slope of the frequency response in stop band is $+20 \mathrm{~dB} /$ decade for first order high pass filter.
$\rightarrow$ The frequency response is shown in the Fig.3.14.


Fig. 3.14 Frequency Response

### 5.3.2 Design steps:

$\rightarrow$ The design steps for the first order high pass Butterworth filter are,

* Choose the cut-off frequency, $\mathrm{f}_{\mathrm{L}}$.
* Choose the capacitance C usually between 0.001 and $1 \mu \mathrm{~F}$. Generally, it is selected as $1 \mu \mathrm{~F}$ or less than that. For better performance, Mylar or Tantalum capacitors are selected.
* Now, for the RC circuit,

$$
f_{L}=\frac{1}{2 \pi f C}
$$

Hence, as $f_{H}$ and $C$ are known, calculate the value of $R$.

* The resistance $\mathrm{R}_{\mathrm{f}}$ and $\mathrm{R}_{1}$ can be selected depending on the required gain in the pass band. $\quad A_{F}=\left(1+\frac{R_{f}}{R_{1}}\right)$


### 5.4 SECOND ORDER HIGH PASS BUTTERWORTH FILTER:

9. Discuss the second order high pass filter with its frequency response and design the circuit with cut-off frequency of 5 KHZ . (May-15) (8)
$\rightarrow$ The second order high pass Butterworth produces a gain roll off at the rate of $+40 \mathrm{~dB} /$ decade in the stop band.
$\rightarrow$ This filter can also be realised by interchanging the positions of resistors and capacitors in a second order low pass Butterworth filter.
$\rightarrow$ The Fig. 3.15 shows the second order high pass Butterworth filter.


Fig. 3.15 Second Order High Pass Butterworth Filter
$\rightarrow$ The analysis, design and the scaling produces for this filter is exactly the same as that of second order low pass Butterworth filter.
$\rightarrow$ The voltage magnitude equation for the second order high pass filter is,

$$
\left|\frac{V_{0}}{V_{i n}}\right|=\frac{A_{F}}{\sqrt{1+\left(\frac{f}{f_{H}}\right)^{4}}}
$$

where, $\mathrm{f}=$ input frequency in Hz
$f_{L}=$ lower cut - off frequency in $H z=\frac{1}{2 \pi \sqrt{R_{2} R_{3} C_{2} C_{3}}}$
$\rightarrow$ For, $\mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}$ and $\mathrm{C}_{2}=\mathrm{C}_{3}=\mathrm{C}$,
$\mathrm{f}_{\mathrm{L}}=1 / 2 \pi \mathrm{RC}$
$\mathrm{A}_{\mathrm{F}}=$ Pass band gain=1.586 to ensure second order Butterworth response
and

$$
\mathrm{R}_{\mathrm{f}}=0.586 \mathrm{R}_{1}
$$

$\rightarrow$ The frequency response of this filter is shown in the Fig.3.16.


Fig. 3.16 Frequency Response

## 6. COMPARATORS

## 10. Explain in detail of comparator circuit.

### 6.1 COMPARATOR:

$\rightarrow$ A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at the other input.
$\rightarrow$ It is basically an open-loop op-amp with output $\pm \mathrm{V}_{\text {sat }}\left(=\mathrm{V}_{\mathrm{CC}}\right)$ as shown in the ideal transfer characteristics of Fig.3.17 (a).
$\rightarrow$ However, a commercial op-amp has the transfer characteristics of Fig. 17 (b).

(a)

(b)

Fig. 3.17 Transfer Characteristics (a) Ideal Comparator (b) Practical Comparator
$\rightarrow$ It may be seen that the change in the output state takes place with an increment in input $V_{i}$ of only 2 mV .
$\rightarrow$ This is the uncertainty region where output cannot be directly defined.
$\rightarrow$ There are basically two types of comparators:
$>$ Non-inverting comparator
> Inverting comparator
$\rightarrow$ The circuit of Fig.3.18 is called a non-inverting comparator.


Fig. 3.18 Non-inverting comparator
$\rightarrow$ A fixed reference voltage $\mathrm{V}_{\text {ref }}$ is applied to $(-)$ input and a time varying signal $\mathrm{V}_{\mathrm{i}}$, is applied to $(+)$ input. The output voltage is at $-\mathrm{V}_{\text {sat }}$, for $\mathrm{V}_{\mathrm{i}}<\mathrm{V}_{\text {ref }}$ and $\mathrm{V}_{0}$ goes to $+\mathrm{V}_{\text {sat }}$ for $\mathrm{V}_{\mathrm{i}}>\mathrm{V}_{\text {ref }}$.
$\rightarrow$ The output waveforms for a sinusoidal input signal applied to the (+) input is shown in Fig.3.19for positive and negative $\mathrm{V}_{\text {ref }}$ respectively.


Fig. 3.19 Input and output waveforms for (a) $V_{\text {ref }}$ positive (b) $V_{\text {ref }}$ negative
$\rightarrow$ In a practical circuit $\mathrm{V}_{\text {ref }}$ is obtained by using a $10 \mathrm{k} \Omega$ potentiometer which forms a voltage divider with the supply voltages $\mathrm{V}+$ and V -with the wiper connected to $(-)$ input terminal as shown in Fig.3.20.


Fig. 3.20 Practical Non-inverting comparator
$\rightarrow$ Thus a $\mathrm{V}_{\text {refof }}$ desired amplitude and polarity can be obtained by simply adjusting the $10 \mathrm{k} \Omega$ potentiometer.
$\rightarrow$ Fig. 3.21 shows a practical inverting comparator in which the reference voltage $\mathrm{V}_{\text {ref }}$ is applied to the $(+)$ input and $V_{i}$, is applied to ( - ) input.


Fig. 3.21 Inverting Comparator
$\rightarrow$ For a sinusoidal input signal, the output waveform is shown in Fig.3.22 for $\mathrm{V}_{\text {ref }}$ positive and negative respectively.


Fig. 3.22 Input and output waveforms for (a) $V_{\text {ref }}$ positive (b) $V_{\text {ref }}$ negative
$\rightarrow$ Output voltage levels independent of power supply voltages can also be obtained by using a resistor R and two back to back zener diodes at the output of op-amp as shown in Fig.3.23.


Fig. 3.23 Comparator with zener diode at the output
$\rightarrow$ The value of resistance R is chosen so the zener diode operates at the recommended current.
$\rightarrow$ It can be seen that the limiting voltages of $V_{0}$ are $\left(V_{z 1}+V_{D}\right)$ and $-\left(V_{Z 2}+V_{D}\right)$ where $V_{D}(\sim 0.7$ V ) is the diode forward voltage.
$\rightarrow$ In the waveforms of Fig.3.19 and 3.22, the output transitions are shown as taking place instantaneously.
$\rightarrow$ Practical circuits, however, take a certain amount of time to switch from one voltage level to another.
$\rightarrow$ The actual waveform will therefore exhibit slanted edges as well as delays at the points of input threshold crossing.
$\rightarrow$ These effects are more noticeable at high frequencies where the output switching times are comparable or even longer than the input period itself.
$\rightarrow$ Thus there is an upper limit to the operating frequency of any comparator.

### 6.2 Applications of Comparator:

$\rightarrow$ Some important applications of comparator are:

* Zero crossing detector
* Window detector
* Time marker generator
* Phase meter


### 6.2.1 Zero Crossing Detector:

$\rightarrow$ The basic comparators of Fig.3.18 and 3.21 can be used as a zero crossing detector provided that $\mathrm{V}_{\text {ref }}$ is set to zero.
$\rightarrow$ An inverting zero-crossing detector is shown in Fig. 24 (a) and the output waveform for a Sinusoidal input signal is shown in Fig. 24 (b)


Fig. 3.24 (a) Zero crossing detector (b) Input and Output Waveforms
$\rightarrow$ The circuit is also called a sine to square wave generator.

### 6.2.2 Window Detector:

$\rightarrow$ Sometimes one may like to mark the instant at which an unknown input is between two threshold levels.
$\rightarrow$ This can be achieved by a circuit called window detector.
$\rightarrow$ Fig. 3.25 shows a three level detector with indicator circuit.


Fig. 3.25 Three level comparator with LED indicator
$\rightarrow$ There are three indicators: Yellow (LED 3) for input too low (<3V), Green (LED 2) for safe input ( $3-6 \mathrm{~V}$ ) and Red (LED 1) for high input (>6V). They are turned on and off as indicated in Table 3.1.

Table 3.1 Three level comparator specifications

| Input (V) | Yellow LED 3 | Green LED 2 | Red LED 1 |
| :--- | :---: | :---: | :---: |
| Less than 3 V | On | Off | Off |
| Between 3 V and 6 V | Off | On | Off |
| Greater than 6 V | Off | Off | On |

### 6.3 REGENERATIVE COMPARATOR (SCHMITT TRIGGER)

## 11. Explain the operation of Schmitt trigger. (Dec - 14)

With the neat circuit diagram explain the working of Schmitt trigger using op-amp. (May-15) (8)
$\rightarrow$ If positive feedback is added to the comparator circuit, gain can be increased greatly.
$\rightarrow$ Consequently, the transfer curve of comparator becomes more close to ideal curve.
$\rightarrow$ Theoretically, if the loop gain $-\beta A_{o l}$ is adjusted to unity, then the gain with feedback, Avf becomes infinite.
$\rightarrow$ This results in an abrupt (zero rise time) transition between the extreme values of output voltage.
$\rightarrow$ In practical circuits, however, it may not be possible to maintain loop-gain exactly equal to unity for a long time because of supply voltage and temperature variations.
$\rightarrow$ So a value greater than unity is chosen. This also gives an output waveform virtually discontinuous at the comparison voltage.
$\rightarrow$ This circuit, however, now exhibits a phenomenon called hysteresis or backlash.
$\rightarrow$ Fig. 3.26 shows such a regenerative comparator. The circuit is also known as Schmitt Trigger.


Fig. 3.26 An inverting Schmitt trigger
$\rightarrow$ The input voltage is applied to the ( - ) input terminal and feedback voltage to the ( + ) input terminal.
$\rightarrow$ The input voltage $\mathrm{V}_{\mathrm{i}}$ triggers the output $\mathrm{V}_{0}$ every time it exceeds certain voltage levels.
$\rightarrow$ These voltage levels are called upper threshold voltage ( $\mathrm{V}_{\mathrm{UT}}$ ) and lower threshold voltage ( $\mathrm{V}_{\mathrm{Lt}}$ ).
$\rightarrow$ The hysteresis width is the difference between these two threshold voltages i.e. $\mathrm{V}_{\text {UT }}-\mathrm{V}_{\mathrm{LT}}$.
$\rightarrow$ These threshold voltages are calculated as follows.
$\rightarrow$ Suppose the output $\mathrm{V}_{0}=+\mathrm{V}_{\text {sat }}$, then the voltage at ( + ) input terminal will be

$$
V_{r e f}+\frac{R_{2}}{R_{1}-R_{2}}\left(V_{s a t}-V_{r e f}\right)=V_{U T}
$$

$\rightarrow$ This voltage is called upper threshold voltage $\mathrm{V}_{\mathrm{UT}}$.
$\rightarrow$ As long as $\mathrm{V}_{\mathrm{i}}$ is less than $\mathrm{V}_{\mathrm{Ut}}$, the output $\mathrm{V}_{0}$ remains constant at $+\mathrm{V}_{\text {sat }}$.
$\rightarrow$ When $\mathrm{V}_{\mathrm{i}}$ is just greater than $\mathrm{V}_{\mathrm{UT}}$, the output regeneratively switches to $-\mathrm{V}_{\text {sat }}$ and remains at this level as long as $\mathrm{V}_{\mathrm{i}}>\mathrm{V}_{\text {Ut }}$ as shown in Fig.3.27 (a).
$\rightarrow$ For $\mathrm{V}_{0}=-\mathrm{V}_{\text {sat }}$, the voltage at the $(+)$ input terminal is

$$
V_{\text {ref }}-\frac{R_{2}}{R_{1}-R_{2}}\left(V_{\text {sat }}+V_{\text {ref }}\right)=V_{L T}
$$

$\rightarrow$ This voltage is referred to as lower threshold voltage $V_{\text {Lt }}$
$\rightarrow$ The input voltage $\mathrm{V}_{\mathrm{i}}$ must become lesser than $\mathrm{V}_{\mathrm{LT}}$ in order to cause $\mathrm{V}_{0}$ to switch from $-\mathrm{V}_{\text {sat }}$ to $+\mathrm{V}_{\text {sat }}$.
$\rightarrow$ A regenerative transition takes place as shown in Fig.3.27 (b) and the output $\mathrm{V}_{0}$ returns from $\mathrm{V}_{\text {sat }}$ to $+\mathrm{V}_{\text {sat }}$ almost instantaneously.
$\rightarrow$ The complete transfer characteristics are shown in Fig.3.27 (c).


Fig. 3.27 ( $\mathbf{a}, \mathrm{b}$ ) Transfer characteristics for $v_{i}$ increasing and $v_{i}$ decreasing
(c) Composite input-output curve
$\rightarrow$ Note that $\mathrm{V}_{\mathrm{LT}}<\mathrm{V}_{\mathrm{UT}}$ and the difference between these two voltages is the hysteresis width $\mathrm{V}_{\mathrm{H}}$ and can be written as

$$
V_{H}=V_{U T}-V_{L T}=\frac{2 R_{2} V_{s a t}}{R_{1}+R_{2}}
$$

$\rightarrow$ Because of the hysteresis, the circuit triggers at a higher voltage for increasing signals than for decreasing ones.
$\rightarrow$ Further, note that if peak-to-peak input signal $V_{i}$ were smaller than $V_{H}$ then the Schmitt trigger circuit, having responded at a threshold voltage by a transition in one direction would never reset itself, that is, once the output has jumped to, say, $+\mathrm{V}_{\text {sat }}$ it would remain at this level and never return to $-\mathrm{V}_{\text {sat }}$.
$\rightarrow$ It may be seen from the equation of $\mathrm{V}_{\mathrm{H}}$ that hysteresis width $\mathrm{V}_{\mathrm{H}}$ is independent of $\mathrm{V}_{\text {ref }}$.
$\rightarrow$ The resistor $\mathrm{R}_{3}$ in Fig. 3.26 is chosen equal to $\mathrm{R}_{1} \| \mathrm{R}_{2}$ to compensate for the input bias current.
$\rightarrow$ A non-inverting Schmitt trigger is obtained if $\mathrm{V}_{\mathrm{i}}$ and $\mathrm{V}_{\text {ref }}$ are interchanged in Fig.3.26.
$\rightarrow$ The most important application of Schmitt trigger circuit is to convert a very slowly varying input voltage into a square wave output as shown in Fig.3.28.


Fig. 3.28 Schmitt trigger used as a squarer
$\rightarrow$ If in the circuit of Fig. 3.26, $\mathrm{V}_{\text {ref }}$ is chosen as zero volt, so we can write,

$$
V_{U T}=-V_{L T}=\frac{R_{2} V_{\text {sat }}}{R_{1}+R_{2}}
$$

$\rightarrow$ If an input sinusoid of frequency $\mathrm{f}=1 / \mathrm{T}$ is applied to such a comparator, a symmetrical square wave is obtained at the output.
$\rightarrow$ The vertical edge of the output waveform however will not occur at the time the sine wave passes through zero but is shifted in phase by $\theta$ where $\sin \theta=\mathrm{V}_{\mathrm{Ut}} / \mathrm{V}_{\mathrm{m}}$ and $\mathrm{V}_{\mathrm{m}}$ is the peak sinusoidal voltage as shown in Fig. 3.29.


Fig. 3.29 Shift $\boldsymbol{\theta}$ in the output waveform for $\mathrm{V}_{\mathrm{ut}}=-\mathbf{V}_{\mathrm{Lt}}$

## 7. MULTIVIBRATORS

### 7.1 ASTABLE MULTIVIBRATOR: (SQUARE WAVE GENERATOR)

12. Draw the circuits of Astable multivibrator and obtain expression for pulse width T.
$\rightarrow$ A simple op-amp square wave generator is shown in Fig. 3.30.
$\rightarrow$ Also called a free running oscillator, the principle of generation of square wave output is to force an op-amp to operate in the saturation region.
$\rightarrow$ In Fig.3.30 fraction $\beta=\mathrm{R}_{2} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)$ of the output is fed back to the (+) input terminal.


Fig. 3.30 Simple op-amp square wave generator
$\rightarrow$ Thus the reference voltage $\mathrm{V}_{\text {ref }}$ is $\beta \mathrm{V}_{0}$ and may take values as $+\beta \mathrm{V}_{\text {sator }}-\beta \mathrm{V}_{\text {sat }}$.
$\rightarrow$ The output is also fed back to the (-) input terminal after integrating by means of a low-pass RC combination.
$\rightarrow$ Whenever input at the (-) input terminal just exceeds $\mathrm{V}_{\text {ref }}$, switching takes place resulting in a square wave output.
$\rightarrow$ In an astable multivibrator, both the states are quasi stable.
$\rightarrow$ Consider an instant of time when the output is at $+\mathrm{V}_{\mathrm{m}}$.
$\rightarrow$ The capacitor now starts charging towards $+\mathrm{V}_{\text {sat }}$ through resistance R , as shown in Fig.3.31.


Fig. 3.31 Waveforms
$\rightarrow$ The voltage at the ( + ) input terminal is held at $+\beta V_{\text {sat }}$ by $R_{1}$ and $R_{2}$ combination.
$\rightarrow$ This condition continues as the charge on C rises, until it has just exceeded $+\beta \mathrm{V}_{\text {sat }}$, the reference voltage.
$\rightarrow$ When the voltage at the $(-)$ input terminal becomes just greater than this reference voltage, the output is driven to $-\mathrm{V}_{\text {sat. }}$. At this instant, the voltage on the capacitor is $+\beta \mathrm{V}_{\text {sat }}$.
$\rightarrow$ It begins to discharge through R , that is, charges toward $-\mathrm{V}_{\text {sat }}$.
$\rightarrow$ When the output voltage switches to $-\mathrm{V}_{\text {sat }}$, the capacitor charges more and more negatively until its voltage just exceeds $-\beta \mathrm{V}_{\text {sat }}$.
$\rightarrow$ The output switches back to $+V_{\text {sat. }}$. The cycle repeats itself as shown in Fig. 31.
$\rightarrow$ The frequency is determined by the time it takes the capacitor to charge from $-\beta \mathrm{V}_{\text {sat }}$ to $+\beta \mathrm{V}_{\text {sat }}$ and vice versa.
$\rightarrow$ The voltage across the capacitor as a function of time is given by,

$$
v_{c}(t)=V_{f}+\left(V_{i}-V_{f}\right) e^{-t / R C}
$$

where, the final value, $\mathrm{V}_{\mathrm{f}}=+\mathrm{V}_{\text {sat }}$
and the initial value, $\mathrm{V}_{\mathrm{i}}=-\beta \mathrm{V}_{\text {sat }}$
Therefore,

$$
\begin{gathered}
v_{c}(t)=V_{\text {sat }}+\left(-\beta V_{\text {sat }}-V_{\text {sat }}\right) e^{-t / R C} \\
\text { or } \\
v_{c}(t)=V_{\text {sat }}-V_{\text {sat }}(1+\beta) e^{-t / R C}
\end{gathered}
$$

$\rightarrow A t \mathrm{t}=\mathrm{T}_{1}$, voltage across the capacitor reaches $\beta \mathrm{V}_{\text {sat }}$ and switching takes place. Therefore,

$$
v_{c}\left(T_{1}\right)=\beta V_{\text {sat }}=V_{\text {sat }}-V_{\text {sat }}(1+\beta) e^{-t / R C}
$$

$\rightarrow$ After algebraic manipulation, we get,

$$
T_{1}=R C \ln \frac{1+\beta}{1-\beta}
$$

$\rightarrow$ This gives only one half of the period.
$\rightarrow$ Total time period is given as,

$$
T=2 T_{1}=2 R C \ln \frac{1+\beta}{1-\beta}
$$

as the output waveform is symmetrical.
$\rightarrow$ If $R_{1}=R_{2}$, then $\beta=0.5$, and $T=2 R C \ln 3$. And for $R_{1}=1.16 R_{2}$, it can be seen that,

$$
\mathrm{T}=2 \mathrm{RC}
$$

or
$f_{0}=\frac{1}{2 R C}$
$\rightarrow$ The output swings from $+\mathrm{V}_{\text {sat }}$ to $-\mathrm{V}_{\text {sat }}$, so,

$$
\mathrm{V}_{0}(\text { peak-to-peak })=2 \mathrm{~V}_{\text {sat }}
$$

$\rightarrow$ The peak to peak output amplitude can be varied by varying the power supply voltage.
$\rightarrow$ However, a better technique is to use back to back zener diodes as shown in Fig. 32.
$\rightarrow$ The output voltage is regulated to $\pm\left(\mathrm{V}_{\mathrm{Z}}+\mathrm{V}_{\mathrm{D}}\right)$ by the zener diodes.

$$
\mathrm{V}_{0}(\text { peak-to-peak })=2\left(\mathrm{~V}_{\mathrm{Z}}+\mathrm{V}_{\mathrm{D}}\right)
$$

$\rightarrow$ Resistor $\mathrm{R}_{\mathrm{SC}}$ limits the currents drawn from the op-amp to,

$$
I_{S C}=\frac{V_{s a t}-V_{Z}}{R_{S C}}
$$

$\rightarrow$ This circuit works reasonably well at audio frequencies. At higher frequencies, however, slewrate of the op-amp limits the slope of the output square wave.


Fig. 3.32 Use of back to back zener diodes
$\rightarrow$ If an asymmetric square wave is desired, then zener diodes with different break down voltages $\mathrm{V}_{\mathrm{Z} 1}$ and $\mathrm{V}_{\mathrm{Z} 2}$ may be used.
$\rightarrow$ Then the output is either $V_{01}$ or $V_{02}$, where $V_{01}=V_{Z 1}+V_{D}$ and $V_{02}=V_{Z 2}+V_{D}$.
$\rightarrow$ It can be easily shown that the positive section is given by,

$$
T_{1}=R C \ln \frac{1+\beta V_{01} / V_{02}}{1-\beta}
$$

$\rightarrow$ The duration of negative section $\mathrm{T}_{2}$ will be the same as $\mathrm{T}_{1}$ with $\mathrm{V}_{01}$ and $\mathrm{V}_{02}$ interchanged.
$\rightarrow$ An alternative method to get asymmetric square wave output is to add a d.c. voltage source V in series $\mathrm{R}_{2}$ as shown in Fig.3.33.


Fig. 3.33 Asymmetric Square Wave Generator
$\rightarrow$ Now the capacitor $C$ swings between the voltage levels $\left(\beta V_{s a t}+V\right)$ and $\left(-\beta V_{s a t}+V\right)$.
$\rightarrow$ If the voltage source V is made variable, voltage to frequency conversion can be achieved, though the variation will not be linear.

### 7.2. MONOSTABLE MULTIVIBRATOR:

13. Draw the circuits of Mono stable multivibrator and obtain expression for pulse width T.
$\rightarrow$ Mono stable multivibrator has one stable state and the other is quasi stable state.
$\rightarrow$ The circuit is useful for generating single output pulse of adjustable time duration in response to a triggering signal.
$\rightarrow$ The width of the output pulse depends only on external components connected to the op-amp.
$\rightarrow$ The circuit shown in Fig. 3.34 is a modified form of an astable multivibrator.


Fig. 3.34 Mono stable multivibrator
$\rightarrow$ A diode $\mathrm{D}_{1}$ clamps the capacitor voltage to 0.7 V when the output is at $+\mathrm{V}_{\text {sat }}$.
$\rightarrow$ A negative going pulse signal of magnitude $\mathrm{V}_{1}$ passing through the differentiator $\mathrm{R}_{4} \mathrm{C}_{4}$ and diode $\mathrm{D}_{2}$ produces a negative going triggering impulse and is applied to the ( + ) input terminal.
$\rightarrow$ To analyse the circuit, let us assume that in the stable state, the output $\mathrm{V}_{0}$ is at $+\mathrm{V}_{\text {sat }}$.
$\rightarrow$ The diode $\mathrm{D}_{1}$ conducts and $\mathrm{v}_{\mathrm{C}}$ the voltage across the capacitor C gets clamped to +0.7 V .
$\rightarrow$ The voltage at the $(+)$ input terminal through $R_{1} R_{2}$ potentiometric divider is $+\beta V_{\text {sat }}$.
$\rightarrow$ Now, if a negative trigger of magnitude $\mathrm{V}_{1}$ is applied to the (+) input terminal so that the effective signal at this terminal is less than 0.7 V i.e. $\left(\left[\beta \mathrm{V}_{\text {sat }}+\left(-\mathrm{V}_{1}\right)\right]<0.7 \mathrm{~V}\right)$, the output of the op-amp will switch from $+\mathrm{V}_{\text {sat }}$ to $-\mathrm{V}_{\text {sat }}$.
$\rightarrow$ The diode will now get reverse biased and the capacitor starts charging exponentially to $-\mathrm{V}_{\text {sat }}$ through the resistance R.
$\rightarrow$ The voltage at the $(+)$ input terminal Is now $-\beta \mathrm{V}_{\text {sat }}$.
$\rightarrow$ When the capacitor voltage $\mathrm{v}_{\mathrm{C}}$ becomes just slightly more negative than $-\beta \mathrm{V}_{\text {sat }}$, the output of the op-amp switches back to $+V_{\text {sat }}$.
$\rightarrow$ The capacitor C now starts charging to $+\mathrm{V}_{\text {sat }}$ through R until $\mathrm{v}_{\mathrm{C}}$ is 0.7 V as capacitor C gets clamped to the voltage.
$\rightarrow$ Various waveforms are shown in Fig.3.35 (a, b, c)


Fig. 3.35 (a) Negative going Trigger Signal (b) Capacitor Waveform

## (c) Output Voltage Waveform

$\rightarrow$ The pulse width T of mono stable multivibrator is calculated as follows:
$\rightarrow$ The general solution for a single time constant low pass RC circuit with $V_{i}$, and $V_{f}$ as initial and final values is,

$$
V_{0}=V_{f}+\left(V_{i}-V_{f}\right) e^{-t / R C}
$$

$\rightarrow$ For the circuit, $\mathrm{V}_{\mathrm{f}}=-\mathrm{V}_{\text {sat }}$ and $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\mathrm{D}}$ (diode forward voltage).
$\rightarrow$ The output $\mathrm{v}_{\mathrm{C}}$ is,

$$
v_{C}=-V_{s a t}+\left(V_{D}+V_{s a t}\right) e^{-t / R C}
$$

At $\mathrm{t}=\mathrm{T}$,

$$
v_{C}=-\beta V_{s a t}
$$

Therefore,

$$
-\beta V_{s a t}=-V_{s a t}+\left(V_{D}+V_{s a t}\right) e^{-t / R C}
$$

$\rightarrow$ After simplification, pulse width T is obtained as,

$$
T=R C \ln \frac{\left(1+V_{D} / V_{\text {sat }}\right)}{1-\beta}
$$

where,

$$
\beta=\mathrm{R}_{2} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)
$$

$\rightarrow$ If, $V_{\text {sat }} \gg V_{D}$ and $R_{1}=R_{2}$ so that $\beta=0.5$, then,

$$
T=0.69 R C
$$

$\rightarrow$ For a mono stable operation, the trigger pulse width $T_{p}$ should be much less than $T$, the pulse width of the mono stable multivibrator.
$\rightarrow$ The diode $\mathrm{D}_{2}$ is used to avoid malfunctioning by blocking the positive noise spikes that may be present at the differentiated trigger input.
$\rightarrow$ It may be noted from Fig. 3.35 (a) that capacitor voltage $\mathrm{v}_{\mathrm{C}}$ reaches its quiescent value $\mathrm{V}_{\mathrm{D}}$ at $\mathrm{T}^{\prime}$ $>\mathrm{T}$.
$\rightarrow$ Therefore, it is essential that a recovery time $\mathrm{T}^{\prime}-\mathrm{T}$ be allowed to elapse before the next triggering signal is applied.
$\rightarrow$ The circuit of Fig. 3.34 can be modified to achieve voltage to time delay conversion as in the case of square wave generator.
$\rightarrow$ The mono stable multivibrator circuit is also referred to as time delay circuit as it generates a fast transition at a predetermined time T after the application of input trigger.
$\rightarrow$ It is also called a gating circuit as it generates a rectangular waveform at a definite time and thus could be used to gate parts of a system.

## 8. WAVEFORM GENERATORS

### 8.1. SQUARE WAVE GENERATOR:

$\rightarrow$ Same as an Astable Multivibrator. Also Schmitt Trigger.

### 8.2. TRIANGULAR WAVE GENERATOR:

14. With diagram explain the following op- amp applications of triangular wave generation. (May-17, 18) (13)
$\rightarrow$ A triangular wave can be simply obtained by integrating a square wave as shown in Fig.3.36.


Fig. 3.36 Triangular Waveform Generator
$\rightarrow$ It is obvious that the frequency of the square wave and triangular wave is the same as shown in Fig.3.37.


Fig. 3.37 Output Waveform
$\rightarrow$ Although the amplitude of the square wave is constant at $\pm \mathrm{V}_{\text {sat }}$, the amplitude of the triangular wave will decrease as the frequency increases.
$\rightarrow$ This is because the reactance of the capacitor $\mathrm{C}_{2}$ in the feedback circuit decreases at high frequencies.
$\rightarrow$ A resistance $\mathrm{R}_{4}$ is connected across $\mathrm{C}_{2}$ to avoid the saturation problem at low frequencies as in the case of practical integrator.
$\rightarrow$ Another triangular wave generator using lesser number of components is shown in Fig.3.38.


Fig. 3.38 Triangular Wave Generator Using Lesser Components
$\rightarrow$ It basically consists of a two level comparator followed by an integrator.
$\rightarrow$ The output of the comparator $\mathrm{A}_{1}$ is a square wave of amplitude $\pm \mathrm{V}_{\text {sat }}$ and is applied to the (-) input terminal of the integrator $\mathrm{A}_{2}$ producing a triangular wave.
$\rightarrow$ This triangular wave is fed back as input to the comparator $A_{1}$ through a voltage divider $\mathrm{R}_{2} \mathrm{R}_{3}$.
$\rightarrow$ Initially, let us consider that the output of comparator $\mathrm{A}_{1}$ is at $+\mathrm{V}_{\text {sat }}$.
$\rightarrow$ The output of the integrator $\mathrm{A}_{2}$ will be a negative going ramp as shown in Fig.3.39.


Fig. 3.39 Output Waveforms
$\rightarrow$ Thus one end of the voltage divider $\mathrm{R}_{2} \mathrm{R}_{3}$ is at a voltage $+\mathrm{V}_{\text {sat }}$ and the other at the negative going ramp of $\mathrm{A}_{2}$.
$\rightarrow$ At a time $t=t_{1}$, when the negative going ramp attains a value of $-V_{\text {ramp }}$, the effective voltage at point $P$ becomes slightly less than 0 V .
$\rightarrow$ This switches the output of $\mathrm{A}_{1}$ from positive saturation to negative saturation level $-\mathrm{V}_{\text {sat }}$.
$\rightarrow$ During the time when the output of $A 1$ is at $-V_{\text {sat }}$, the output of $A_{2}$ increases in the positive direction.
$\rightarrow$ And at the instant $t=t_{2}$, the voltage at point P becomes just above 0 V , thereby switching the output of $\mathrm{A}_{1}$ from $-\mathrm{V}_{\text {sat }}$ to $+\mathrm{V}_{\text {sat }}$.
$\rightarrow$ The cycle repeats and generates a triangular waveform. It can be seen that the frequency of the square wave and triangular wave will be the same.
$\rightarrow$ However, the amplitude of the triangular wave depends upon the RC value of the integrator $\mathrm{A}_{2}$, and the output voltage level of $\mathrm{A}_{1}$.
$\rightarrow$ The output voltage of $\mathrm{A}_{1}$ can be set to desired level by using appropriate zener diodes.
$\rightarrow$ The frequency of the triangular waveform can be calculated as follows:
$\rightarrow$ The effective voltage at point P during the time when output of $\mathrm{A}_{1}$ is at $+\mathrm{V}_{\text {sat }}$ level is given by,

$$
-V_{\text {ramp }}+\frac{R_{2}}{R_{2}+R_{3}}\left[+V_{\text {sat }}-\left(-V_{\text {ramp }}\right)\right]
$$

$\rightarrow A t t=t_{1}$, the voltage at point $P$ becomes equal to zero. Therefore, from the above equation,

$$
-V_{\text {ramp }}=-\frac{R_{2}}{R_{3}}\left(+V_{\text {sat }}\right)
$$

$\rightarrow$ Similarly, at $t=t_{2}$, when the output of $\mathrm{A}_{1}$ switches from $-\mathrm{V}_{\text {sat }}$ to $+\mathrm{V}_{\text {sat }}$,

$$
\begin{gathered}
V_{\text {ramp }}=\frac{-R_{2}}{R_{3}}\left(-V_{\text {sat }}\right) \\
V_{\text {ramp }}=\frac{R_{2}}{R_{3}}\left(V_{\text {sat }}\right)
\end{gathered}
$$

$\rightarrow$ Therefore, peak to peak amplitude of the triangular wave is,

$$
v_{0}(p p)=+V_{\text {ramp }}-\left(-V_{\text {ramp }}\right)
$$

$$
v_{0}(p p)=2 \frac{R_{2}}{R_{3}} V_{s a t}
$$

$\rightarrow$ The output switches from $-\mathrm{V}_{\text {ramp }}$ to $+\mathrm{V}_{\text {ramp }}$ in half the time period $\mathrm{T} / 2$. Putting the values in the basic integration equation, $\left(v_{0}=-\frac{1}{R C} \int v_{i} d t\right)$

$$
\begin{gathered}
v_{0}(p p)=-\frac{1}{R_{1} C_{1}} \int_{0}^{T / 2}-V_{\text {sat }} d t \\
v_{0}(p p)=\frac{V_{\text {sat }}}{R_{1} C_{1}}\left(\frac{T}{2}\right) \\
\text { or } \\
T=2 R_{1} C_{1} \frac{v_{0}(p p)}{V_{\text {sat }}}
\end{gathered}
$$

$\rightarrow$ Putting the value of $\mathrm{v}_{0}(\mathrm{pp})$ in the above equation,

$$
T=\frac{4 R_{1} C_{1} R_{2}}{R_{3}}
$$

$\rightarrow$ Hence the frequency of oscillation $f_{0}$ is,

$$
f_{0}=\frac{1}{T}=\frac{R_{3}}{4 R_{1} C_{1} R_{2}}
$$

### 8.3. SINE WAVE GENERATOR:

15. With diagram explain the following op- amp applications of sine wave generation. (Dec - 12) (16)
$\rightarrow$ As oscillator is basically a feedback circuit where a fraction $\mathrm{v}_{\mathrm{f}}$ of the output voltage $\mathrm{v}_{0}$ of an amplifier is fed back to the input in the same phase.
$\rightarrow$ The block diagram of an oscillator is shown in Fig.3.40.


Fig. 3.40 Block diagram of a feedback oscillator
$\rightarrow$ For sustained oscillation, $A \vee \beta=1$.
$\rightarrow$ That is, magnitude condition $\left|A_{\vee} \beta\right|=1$ and the phase condition, angle $A_{\vee} \beta=0^{\circ}$ or $360^{\circ}$ must be simultaneously satisfied in the circuit.
$\rightarrow$ There are different types of sine-wave oscillators available according to the range of frequency, namely RC oscillators for audio frequency and LC oscillators for radio frequency range.
$\rightarrow$ Here we will discuss only two types of audio frequency RC oscillators.
16. Explain the working principle of $R C$ phase shift sine wave generator using OPAMP and derive the expression for ' $f$ '. (Dec - 14) (16)

### 8.3.1 Phase Shift Oscillator:



Fig. 3.41 Phase Shift Oscillator
$\rightarrow$ Figure shows a phase shift oscillator. The op-amp provides a phase shift of $180^{\circ}$ as it is used in the inverting mode.
$\rightarrow$ An additional phase shift of $180^{\circ}$ is provided by the feedback RC network.
$\rightarrow$ The transfer function of the RC network can be easily calculated as,

$$
\beta=\frac{v_{f}}{v_{0}}=\frac{1}{1+6 / s R C+5 / s^{2} R^{2} C^{2}+1 / s^{3} R^{2} C^{3}}
$$

Let $\mathrm{s}=\mathrm{j} \omega$,

$$
\beta=\frac{1}{1-5\left(f_{1} / f\right)^{2}-j\left[6\left(f_{1} / f\right)-\left(f_{1} / f\right)^{3}\right]}
$$

where,

$$
f_{1}=\frac{1}{2 \pi R C}
$$

$\rightarrow$ For $\operatorname{Av} \beta=1, \beta$ should be real. So the imaginary term must be equal to zero, that is,

$$
\begin{gathered}
6\left(f_{1} / f\right)-\left(f_{1} / f\right)^{3}=0 \\
\text { or } \\
f_{1} / f=\sqrt{6}
\end{gathered}
$$

$\rightarrow$ The frequency of the oscillation $\mathrm{f}_{0}$ is given by,

$$
\begin{gathered}
f_{0}=\frac{1}{\sqrt{6}(2 \pi R C)} \\
\operatorname{Av} \beta=1 \\
\text { or } \\
A_{V} \\
1-5\left(f_{1} / f_{0}\right)^{2}
\end{gathered}=1 .
$$

$\rightarrow$ That is the gain of the inverting op-amp should be atleast 29 , or $\mathrm{R}_{\mathrm{f}}=29 \mathrm{R}_{1}$.
$\rightarrow$ The gain $A_{v}$ is kept greater than 29 to ensure that variations in circuit parameters will not make $\left|A_{\vee} \beta\right|<1$, otherwise oscillations will die out.
$\rightarrow$ For low frequencies ( $<1 \mathrm{kHz}$ ), op-amp 741 may be used, however for high frequencies, LM 318 or LF 351 should be used.

### 8.3.2 Wien Bridge Oscillator:

$\rightarrow$ Another commonly used audio frequency oscillator is a Wien bridge oscillator.
$\rightarrow$ The circuit is shown in Fig.3.42.It may be noted that the feedback signal in this circuit is connected to the $(+)$ input terminal so that the op-amp is working as a non-inverting amplifier.


Fig. 3.42 Wien Bridge Oscillator
$\rightarrow$ Therefore, the feedback network need not provide any phase shift. The circuit can be viewed as a Wien bridge with a series RC network in one arm and a parallel RC network in the adjoining arm.
$\rightarrow$ Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{\mathrm{f}}$ are connected in the remaining two arms. The condition of zero phase shifts around the circuit is achieved by balancing the bridge.
$\rightarrow$ From the feedback network, the feedback factor $\beta$ is,

$$
\begin{gathered}
\beta=\frac{v_{f}}{v_{0}}=\frac{R /(1+j \omega R C)}{[(R-j / \omega C)+R /(1+j \omega R C)]} \\
\beta=\frac{R}{3 R+j\left(\omega R^{2} C-1 / \omega C\right)}
\end{gathered}
$$

For $A_{v} \beta=1, \beta$ must be real. That is the imaginary part is zero.

$$
\begin{gathered}
\therefore \omega R^{2} C-\frac{1}{\omega C}=0 \\
\text { or } \\
\omega=\frac{1}{R C}
\end{gathered}
$$

The frequency of oscillation $f_{0}$ is,

$$
f_{0}=\frac{1}{2 \pi R C}
$$

$\rightarrow$ At $\mathrm{f}_{0}, \beta$ is equal to $1 / 3$. Therefore, for sustained oscillation, the amplifier must have a gain of precisely 3.
$\rightarrow$ However, from practical point of view, $A_{v}$ may be slightly less or greater than 3.
$\rightarrow$ For $\mathrm{A}_{v}<3$, the oscillations will either die down or fail to start when power is first applied.
$\rightarrow$ And, for $\mathrm{A}_{v}>3$, the oscillations will be growing. This problem is eliminated by a practical Wien bridge oscillator with adaptive negative feedback as shown in Fig.3.43.


Fig. 3.43 Practical Wien Bridge Oscillator with adaptive negative feedback
$\rightarrow$ In this circuit, resistor $\mathrm{R}_{4}$ is initially adjusted to give a gain so that oscillations start.
$\rightarrow$ The output signal grows in amplitude until the voltage across $\mathrm{R}_{3}$ approaches the cut-in voltage of the diode.
$\rightarrow$ As the diodes begin to turn-on (one for the positive half cycle and the other for the negative half cycle), the effective feedback resistance $\mathrm{R}_{\mathrm{f}}$ decreases because the diode is in parallel with the resistance $\mathrm{R}_{3}$.
$\rightarrow$ This will reduce the gain of the amplifier which in turn lowers the output amplitude.
$\rightarrow$ Hence sustained oscillations can be obtained. Further, if the output signal falls, the diodes would begin to turnoff thereby increasing $\mathrm{R}_{\mathrm{f}}$ which in turn increases gain.

## 9. CLIPPERS

17. Draw a circuit of a clipper which will clip the input signal below the reference voltage. (Dec 14, 15) (May - 17) (8)

## (or)

Elaborate with neat circuit diagram, and input/ output waveforms, the operation of positive clipper. (Nov/Dec 2019) (6)
$\rightarrow$ A precision diode may also be used to clip-off a certain portion of the input signal to obtain a desired output waveform.
$\rightarrow$ Fig. 44 shows a positive clipper. The clipping level is determined by the reference voltage $\mathrm{V}_{\text {ref }}$ and could be obtained from the positive supply voltage $\mathrm{V}^{+}$.


Fig. 3.44 Positive Clipper Circuit
$\rightarrow$ The input and output waveforms are, shown in Fig. 3.45 (a). It can be seen that the portion of the output voltage for $\mathrm{v}_{0}>\mathrm{V}_{\text {ref }}$ are clipped off.


Fig. 3.45 Input and output Waveforms for (a) positive $V_{\text {ref }}(b)$ Negative $V_{\text {ref }}$
$\rightarrow$ For input voltage $\mathrm{v}_{\mathrm{i}}<\mathrm{V}_{\text {ref }}$, diode D conducts. The op-amp works as a voltage follower and output $v_{0}$ follows input $v_{i}$ till $v_{i} \leq V_{\text {ref. }}$. When $v_{i}$ is greater than $V_{\text {ref }}$, the output $v_{0 A}$ of the op-amp is large enough to drive D into cut-off.
$\rightarrow$ The op-amp operates in the open-loop and output voltage $\mathrm{v}_{0}=\mathrm{V}_{\text {ref }}$.
$\rightarrow$ However, if $\mathrm{V}_{\text {ref }}$ is made negative, then the entire output waveform above $\mathrm{V}_{\text {ref }}$ will get clipped off as shown in fig. 3.45 (b).
$\rightarrow$ The positive clipper of Fig. 44 can be easily converted into a negative clipper by reversing diode D and changing the polarity of the $\mathrm{V}_{\text {ref }}$, as shown in Fig. 3.46.


Fig. 3.46 Negative Clipper Circuit
$\rightarrow$ The negative clipper clips off the negative parts of the input signal below the reference voltage.
$\rightarrow$ The circuit diagram of a negative clipper and the expected waveforms for negative $\mathrm{V}_{\text {ref }}$, and positive $\mathrm{V}_{\text {ref }}$, are shown in Fig.3.47 (a, b).


Fig. 3.47 Input-output waveforms for negative and positive $\mathbf{V}_{\text {ref }}$

## 10. CLAMPERS

18. With circuit diagram explain the op- amp applications of clamper. (May - 14, Dec - 14, May - 17)
(or)
Elaborate with neat circuit diagram, and input/ output waveforms, the operation of peak clamper. (Nov/Dec 2019) (6)
$\rightarrow$ The clamper is also known as d.c. inserter or restorer. The circuit is used to add a desired d.c. level to the output voltage.
$\rightarrow$ In other words, the output is clamped to a desired d.c. level. If the clamped d.c. level is positive, it is called positive clamper.
$\rightarrow$ Similarly if the clamped d.c. level is negative, the clamper is called negative clamper.
$\rightarrow$ Fig. 48 shows a clamper with a variable positive d.c. voltage applied at the (+) input terminal.
$\rightarrow$ This circuit clamps the peaks of the input waveform and therefore is also called a peak clamper.


Fig. 3.48 Peak Clamper Circuit
$\rightarrow$ The output voltage in the circuit is the net result of ac and dc input voltages applied to the (-) and (+) input terminals respectively.
$\rightarrow$ Let us first see the effect of $\mathrm{V}_{\text {ref }}$ applied at the $(+)$ input terminal. For positive $\mathrm{V}_{\text {ref }}$, the voltage v ' is also positive, so that the diode D is forward biased.
$\rightarrow$ The circuit operates as a voltage follower and therefore output voltage $\mathrm{v}_{0}=+\mathrm{V}_{\text {ref }}$.
$\rightarrow$ Now consider the ac input signal $\mathrm{v}_{\mathrm{i}}=\mathrm{V}_{\mathrm{m}} \sin \omega t$ applied at the ( - ) input terminal.
$\rightarrow$ During the negative half cycle of $\mathrm{v}_{\mathrm{i}}$, diode D conducts. The capacitor $\mathrm{C}_{1}$ charges through diode D to the negative peak voltage $\mathrm{V}_{\mathrm{m}}$.
$\rightarrow$ However, during the positive half cycle of $\mathrm{v}_{\mathrm{i}}$, diode D is reverse biased. The capacitor retains its previous voltage $\mathrm{V}_{\mathrm{m}}$.
$\rightarrow$ Since this voltage $\mathrm{V}_{\mathrm{m}}$ is in series with the ac input signal, the output voltage now will be $\mathrm{v}_{\mathrm{i}}+$ $\mathrm{V}_{\mathrm{m}}$.
$\rightarrow$ The total output voltage is, therefore, $\mathrm{V}_{\text {ref }}+\mathrm{v}_{\mathrm{i}}+\mathrm{V}_{\mathrm{m}}$.
$\rightarrow$ The input and output waveforms are shown in Fig.3.49 (a).


Fig. 3.49 (a) Waveforms for $+V_{\text {ref }}(b)$ Waveforms or $-V_{\text {ref }}$
$\rightarrow$ It is possible to obtain negative peak clamping by reversing the diode D and using a negative reference voltage $-\mathrm{V}_{\text {ref }}$.
$\rightarrow$ The expected waveforms are shown in Fig.3.49 (b). The resistor R is used for protecting the op-amp against excessive discharge currents from capacitor $\mathrm{C}_{1}$ especially when the d.c. supply voltages are switched off.

## 11. PEAK DETECTORS

19. Explain the following application of operational amplifier as a peak detector. (May - 14, Dec -14)
$\rightarrow$ The function of a peak detector is to compute the peak value of the input.
$\rightarrow$ The circuit follows the voltage peaks of a signal and stores the highest value (almost indefinitely) on a capacitor.
$\rightarrow$ If a higher peak signal value comes along, this new value is stored.
$\rightarrow$ The highest peak value is stored until the capacitor is discharged.


Fig. 3.50 Positive peak detector
$\rightarrow$ Consider the circuit of Fig.3.50. When input $\mathrm{v}_{\mathrm{i}}$ exceeds $\mathrm{v}_{\mathrm{c}}$, the voltage across the capacitor, the diode D is forward biased and the circuit becomes a voltage follower.
$\rightarrow$ Consequently, the output voltage $v_{0}$ follows $v_{i}$ as long as $v_{i}$ exceeds $v_{c}$.
$\rightarrow$ When $v_{i}$ drops below $v_{C}$, the diode becomes reverse-biased and the capacitor holds the charge till input voltage again attains a value greater than vc.
$\rightarrow$ Fig. 51 shows the voltage wave shape for the positive peak detector.


Fig. 3.51 Output $v_{0}$ corresponding to arbitrary input $v_{i}$
$\rightarrow$ It may be noted that the peak at time t ' is missed, the reason is obvious.
$\rightarrow$ The circuit can be reset, that is, capacitor voltage can be made zero by connecting a lower leakage MOSFET switch across the capacitor.
$\rightarrow$ The circuit can be modified to hold the lowest or most negative voltage of a signal by reversing the diode.
$\rightarrow$ Peak detectors find application in test and measurement instrumentation as well as in amplitude modulation (AM) communication.

## 12. S/H CIRCUIT

20. Draw sample and hold circuit and explain its operation. (Dec - 14, 15) (8)
$\rightarrow$ A sample and hold circuit samples an input signal and holds on to its last sampled value until the input is sampled again.
$\rightarrow$ This type of circuit is very useful in digital interfacing and analog to digital and pulse code modulation systems.
$\rightarrow$ One of the simplest practical sample and hold circuit configuration is shown in Fig.3.52.


Fig. 3.52 Sample and Hold Circuit
$\rightarrow$ The n-channel E-MOSFET works as a switch and is controlled by the control voltage $\mathrm{v}_{\mathrm{C}}$ and the capacitor C stores the charge.
$\rightarrow$ The analog signal $v_{i}$ to be sampled is applied to the drain of E-MOSFET and the control voltage $\mathrm{v}_{\mathrm{C}}$ is applied to its gate.
$\rightarrow$ When $\mathrm{v}_{\mathrm{c}}$ is positive, the E-MOSFET turns on and the capacitor C charges to the instantaneous value of input $v_{i}$ with a time constant $\left[\left(R_{0}+r_{D S}(o n)\right] C\right.$.
$\rightarrow$ Here $\mathrm{R}_{0}$ is the output resistance of the voltage follower $\mathrm{A}_{1}$ and $\mathrm{r}_{\mathrm{DS}}$ (on) is the resistance of the MOSFET when on.
$\rightarrow$ Thus the input voltage $\mathrm{v}_{\mathrm{i}}$ appears across the capacitor C and then at the output through the voltage follower $\mathrm{A}_{2}$.
$\rightarrow$ The waveforms are as shown in Fig.3.53.


Fig. 3.53 Input and Output Waveforms
$\rightarrow$ During the time when control voltage $v_{C}$ is zero, the E-MOSFET is off.
$\rightarrow$ The capacitor C is now facing the high input impedance of the voltage follower $\mathrm{A}_{2}$ and hence cannot discharge.
$\rightarrow$ The capacitor holds the voltage across it.
$\rightarrow$ The time period $\mathrm{T}_{\mathrm{s}}$, the time during which voltage across the capacitor is equal to input voltage is called sample period.
$\rightarrow$ The time period $\mathrm{T}_{\mathrm{H}}$ of $\mathrm{v}_{\mathrm{C}}$ during which the voltage across the capacitor is held constant is called hold period.
$\rightarrow$ The frequency of the control voltage should be kept higher than (at least twice) the input so as to retrieve the input from output waveform.
$\rightarrow$ A low leakage capacitor such as Polystyrene, Mylar, or Teflon should be used to retain the stored charge.
$\rightarrow$ Specially designed sample and hold 108 of make Harris semiconductor HA2420, National semiconductor such as LF198, LF398 are also available.


Fig. 3.54 Typical Connection Diagram
$\rightarrow$ A typical connection diagram of the LF398 is shown in Fig. 3.54. It may be noted that the storage capacitor C is connected externally.

## 13. D/A CONVERTERS

21. With the circuit of neat diagram explain the operation of R/2R D/A converter. (May-15) (8) (or)
With the circuit diagram explain the working principle of R-2R converter and binary weighted converter. (Nov-17) (13)
(or)

Discuss the application of Op-amps, with necessary equivalent circuits and expressions for D/A converters (Apr/May 2019)
$\rightarrow$ Digital to analog converters converts digital signals into analog signals.


Fig. 3.55 Schematic diagram of a DAC
$\rightarrow$ The output voltage of n -bit digital to analog converter is given by,

$$
V_{o}=V_{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\cdots \ldots \ldots \ldots \ldots \ldots+d_{n} 2^{-n}\right)
$$

where,
$V_{R}=$ Reference voltage
$d_{1}, d_{2}, \ldots \ldots \ldots, d_{n}=\mathrm{n}-$ bit binary word
$d_{1}=$ MSB with weight of $V_{R} / 2$
$d_{2}=\mathrm{LSB}$ with weight of $V_{R} / 2^{n}$

### 13.1 Types:

1. Binary weighted resistor DAC
2. R-2R ladder
3. Inverted R-2R ladder.

### 13.1.1 Binary Weighted Resistor DAC:

$\rightarrow$ The binary weighted resistor DAC uses operational amplifier to sum $n$ binary weighted currents derived from a reference voltage $V_{R}$ via current scaling resistors $2 R, 4 R, 8 R \ldots 2^{\mathrm{n}} \mathrm{R}$.


Fig. 3.56 A simple weighted resistor DAC
$\rightarrow$ The switch positions are controlled by digital inputs. When the digital input is one, the corresponding switch is closed and digital input is zero.
$\rightarrow$ The operational amplifier is used as a summing amplifier. Due to the high input impedance of op-amp, summing current will flow through feedback resistor $\mathrm{R}_{\mathrm{f}}$.
$\rightarrow$ The total current is,

$$
I_{T}=I_{1}+I_{2}+I_{3} \ldots \ldots+I_{n}
$$

$\rightarrow$ The output voltage is the voltage drop across $R_{f}$ and it is given as,

$$
\begin{gathered}
V_{0}=-I_{T} R_{f} \\
V_{0}=-\left(I_{1}+I_{2}+I_{3} \ldots \ldots+I_{n}\right) R_{f} \\
V_{0}=-\left(d_{1} \frac{V_{R}}{2 R}+d_{2} \frac{V_{R}}{4 R}+d_{3} \frac{V_{R}}{8 R} \ldots \ldots+d_{n} \frac{V_{R}}{2^{n} R}\right) R_{f} \\
V_{0}=-\frac{V_{R}}{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\ldots \ldots \ldots \ldots \ldots+d_{n} 2^{-n}\right) R_{f}
\end{gathered}
$$

When $R_{f}=R$, the output voltage becomes

$$
V_{o}=-V_{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\cdots \ldots \ldots \ldots \ldots+d_{n} 2^{-n}\right)
$$

$\rightarrow$ From this equation, analog output voltage is directly proportional to the input digital data.
$\rightarrow$ The analog output voltage is therefore positive staircase as shown in Fig. 57 for a 3-bit weighted resistor DAC.
$\rightarrow$ It may be noted that,

* Although the op-amp in Fig. 3.56 is connected in inverting mode, it can also be connected in non-inverting mode.
* The op-amp is simply working as a current to voltage converter.
* The polarity of the reference voltage is chosen in accordance with the type of the switch used.
$\rightarrow$ The accuracy and stability of a DAC depends on the accuracy of the resistors and the tracking of each other with temperature.


Fig. 3.57 Transfer characteristics of a 3-bit DAC

## Disadvantages:

* Wide range of Resistor values is required.
* It is observed that for better resolution, the input binary word length has to be increased. Thus, as the number of bit increases, the resistance value increases.


### 13.1.2 R-2R ladder DAC:

22. with neat diagram, explain the working principle of R-2R ladder type DAC. (May - 17) (8)
$\rightarrow$ R-2R ladder D/A converters use only two resistor values.
$\rightarrow$ This avoids resistance spread drawback of binary weighted D/A converter.
$\rightarrow$ Like binary resistor DAC, it also uses shunt resistors to generate n binary weighted currents; it uses voltage scaling and identical resistors instead of resistor scaling and common voltage reference used in binary weighted resistor DAC.
$\rightarrow$ Voltage scaling requires an additional set of voltage dropping series resistance between adjacent nodes.


Fig. 3.58 R-2R ladder DAC
$\rightarrow$ Each bit of the binary word connects the corresponding switch either to ground or to the inverting input terminal of the op-amp which is at the virtual ground.
$\rightarrow$ Both the positions of switches are at ground potential, the current flowing through resistance is constant and it is independent of switch position.

$$
\begin{gathered}
I_{1}=V_{R} / 2 R \\
I_{2}=\frac{V_{R} / 2}{2 R}=\frac{V_{R}}{4 R} \\
I_{3}=\frac{V_{R} / 4}{2 R}=\frac{V_{R}}{8 R}
\end{gathered}
$$

$\rightarrow$ The output voltage $\mathrm{V}_{0}$ is,

$$
\begin{gathered}
V_{0}=-I_{T} R_{f} \\
V_{0}=-R_{f}\left(I_{1}+I_{2}+I_{3} \ldots \ldots+I_{n}\right) \\
V_{0}=-\left[d_{1} \frac{V_{R}}{2 R}+d_{2} \frac{V_{R}}{4 R}+d_{3} \frac{V_{R}}{8 R} \ldots \ldots+d_{n} \frac{V_{R}}{2^{n} R}\right] \\
V_{0}=-V_{R} \frac{R_{f}}{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\ldots \ldots \ldots \ldots .+d_{n} 2^{-n}\right)
\end{gathered}
$$

$\rightarrow$ When $R_{f}=R$, the output voltage is,

$$
V_{o}=-V_{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\cdots \ldots \ldots \ldots \ldots . .+d_{n} 2^{-n}\right)
$$

## 14 A/D CONVERTERS USING OP-AMPS

23. Explain the successive approximation type ADC with its characteristics. (Dec - 12) (May-18) (9)(Nov/Dec 2019) $(8,11)$
(or)
Explain the principle of operation of A/D converter. (May - 11) (8)
(or)
Explain the basic operation of A/D converter utilizing D/A converter. (May - 15) (8)
(or)
Discuss the application of $\mathbf{O p}$-amps, with necessary equivalent circuits and expressions for $\mathbf{A} / \mathrm{D}$ converters (Apr/May 2019)
$\rightarrow$ An electronic integrated circuit which transforms a signal from analog (continuous) to digital (discrete) form is known as analog to digital converter.

### 14.1 Types of A/D Converters:

* Dual Slope A/D Converter.
* Successive Approximation A/D Converter.
* Flash A/D Converter.
* 


### 14.1.1 Successive Approximation Type Analog to Digital Converter:

$\rightarrow$ An eight bit converter which requires 8 clock pulses to obtain digital output.
$\rightarrow$ It consists of successive approximation register (SAR), operational amplifier, and D/A converter.
$\rightarrow$ SAR is used to find the required value of each bit by trial and error.


Fig. 3.59 Functional diagram of Successive Approximation ADC
$\rightarrow$ When start command is received the SAR sets $d_{1}=1$ for eight bit code and all other to zero.
$\rightarrow$ The output $\mathrm{V}_{\mathrm{d}}$ from DAC is compared with analog input $\mathrm{V}_{\mathrm{a}}$. If $\mathrm{V}_{\mathrm{a}}>\mathrm{V}_{\mathrm{d}}$, then 10000000 is less than correct digital representation.
$\rightarrow$ The MSB will remains at ' 1 ' and next bit is made ' 1 ' and further tested.
$\rightarrow$ When $\mathrm{V}_{\mathrm{a}}<\mathrm{V}_{\mathrm{d}}$, zero is introduced to next LSB and process repeats. It repeats till it receives EOC command.

| CORRECT SIGNAL | CONVERSION | OUTPUT |
| :---: | :---: | :---: |
| 11010100 | 10000000 | 1 |
|  | 11000000 | 1 |
|  | 11100000 | 0 |
|  | 11010000 | 1 |
|  | 11011000 | 0 |
|  | 11010100 | 1 |
|  | 11010110 | 0 |
|  | 11010100 | 0 |



Fig. 3.60 The D/A output voltage is seen to become successively closer to the actual analog input voltage

### 14.1.1.1 Advantages:

* High resolution.
* It is very versatile.
* High Speed.


### 14.1.1.2 Application:

* Data acquisition systems.


### 14.1.2 Flash type ADC:

24. Explain the following application of operational amplifier as a Flash Type A/D Converter.(8)
(Dec - 16)
$\rightarrow$ It is the simplest, fastest and most expensive technique.
$\rightarrow$ It consists of resistive divider network, 8 comparators and a 8 -line to 3 -line encoder for a 3 bit A-D converter.
$\rightarrow$ If both inputs were of equal voltage a small amount of hysteresis is built into comparator.
$\rightarrow$ The main purpose is to compare the analog input voltage $V_{a}$ with each of the node voltage.
$\rightarrow$ The resistor voltage available at node is divided equally between $\mathrm{V}_{\mathrm{R}}$ and ground.

| Voltage input | Logic output $X$ |
| :--- | :--- |
| $V_{a}>V_{d}$ | $X=1$ |
| $V_{a}<V_{d}$ | $X=0$ |
| $V_{a}=V_{d}$ | Previous value |



Fig. 3.62 Comparator and its truth table


Fig. 3.61 Flash type A/D Converter
$\rightarrow$ The truth table for the flash type A-D converter is shown in Fig.3.63.
$\rightarrow$ The conversion speed is high as the conversion takes place simultaneously rather than sequentially.

| Input volage $V_{a}$ | $x_{7}$ | $x_{6}$ | $x_{5}$ | $x_{4}$ | $x_{3}$ | $x_{2}$ | $x_{1}$ | $x_{0}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 to $V_{/ /}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| $V_{R} / 8$ to $V_{/ / 4}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| $V_{R} / 4$ to $3 V_{/} / 8$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| $3 V_{R} / 8$ to $V_{R} / 2$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| $V_{/} / 2$ to $5 V_{R / 8}$ | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| $5 V_{R} / 8$ to $3 V_{/} / 4$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| $3 V_{R / 4} /$ to $7 V_{R / 8}$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| $7 V_{R / 8}$ to $V_{R}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Fig. 63 Truth table for Flash type A/D Converter
$\rightarrow$ In general, the number of comparators required is $2^{\mathrm{n}}-1$ where n is the desired number of bits.

### 14.1.2.1 Advantages:

* High speed operation conversion takes place.
* Conversion time is 100 ns or less.


### 14.1.2.2 Disadvantages:

* Designing becomes complex for higher value.
* For each added bit, size of comparator is doubled.


### 14.1.2.3 Applications:

* High speed fiber optic communication, digital storage oscilloscope.


### 14.1.3 Stair case ramp type:

$\rightarrow$ A stair case ramp type converter consists of comparator, DAC, AND gate and a counter.
$\rightarrow$ The basic principle is that the input signal $\mathrm{V}_{\mathrm{a}}$ is compared with an internal stair case voltage $\mathrm{V}_{\mathrm{d}}$, generated by a series circuit consisting of a pulse generator (clock), a counter counting the pulses and a digital to analog converter, converting the counter output into a d.c. signal.
$\rightarrow$ As soon as $\mathrm{V}_{\mathrm{d}}$ is equal to $\mathrm{V}_{\mathrm{a}}$, the input comparator closes a gate between the clock and counter, the counter stops and its output is shown on the display.


Fig. 3.64 Counter type A/D Converter

### 14.1.3.1 Operation:

$\rightarrow$ The clock generates pulses continuously. At the start of a measurement, the counter is reset at 0 so that the output of the digital to analog converter is also zero.
$\rightarrow$ If $\mathrm{V}_{\mathrm{a}}$ is not equal to zero, the input comparator applies an output voltage that opens the gate so that the clock pulses are passed on to the counter through gate.
$\rightarrow$ The counter starts counting and the DAC starts to produce an output voltage increasing one small step at each count of the counter.
$\rightarrow$ The result is a stair case voltage applied to the second input of the comparator.
$\rightarrow$ This process continues until the staircase voltage is equal to or slightly greater than the input voltage $\mathrm{V}_{\mathrm{a}}$.


Fig. 3.64 D/A output staircase waveform
$\rightarrow$ When $\mathrm{V}_{\mathrm{d}} \geq \mathrm{V}_{\mathrm{a}}$, the output voltage of the input comparator changes state or polarity, so that the gate closes and counter is stopped.
$\rightarrow$ The display unit shows the result of the count.

### 14.1.4 Servo tracking ADC:



Fig. 3.65 A Tracking A/D Converter
$\rightarrow$ It has an up-down counter which counts in both directions.
$\rightarrow$ Analog output of DAC is $V_{d}$ which is compared with analog input $V_{a}$.
$\rightarrow$ If $V_{a}>V_{d}$ output of comparator becomes 1 and counter counts up for each incoming clock pulse with increased output and the counter counts one up till the maximum value.
$\rightarrow$ If the maximum value is attained it starts to count one down till the LSB value.
$\rightarrow$ It repeats back forth for each increase in value as analog input changes slowly for rapid increase in input, it cannot able to change and becomes error.


Fig. 3.66 Waveforms associated with tracking A/D Converter

### 14.1.4.1 Advantage:

* The process is simple.


### 14.1.4.2 Disadvantage:

* It needs time.


### 14.1.5 Dual slope A/D conversion:

25. Explain the operation of dual slope ADC. (May - 14, Dec - 14)
$\rightarrow$ It is an indirect method.
$\rightarrow$ An analog voltage and a reference voltage are converted into time periods by an integrator and then measured by a counter.
$\rightarrow$ The speed of this conversion is slow but the accuracy is high.

### 14.1.5.1 Construction:

$\rightarrow$ It consists of an integrator (ramp generator), comparator, binary counter, output latch and a reference voltage.
$\rightarrow$ The ramp generator input is switched between the analog input voltage $V_{i}$ and a negative reference voltage $-V_{R}$.


Fig. 3.67 Functional diagram of Dual Slope ADC
$\rightarrow$ The analog switch is controlled by the MSB of the counter.
$\rightarrow$ When the MSB is logic 0 , the voltage being measured is connected to the ramp generator input.
$\rightarrow$ When MSB is logic 1, the negative reference voltage is connected to the ramp generator.
$\rightarrow$ At time $\mathrm{t}=0$, analog switch S is connected to the analog input voltage $V_{i}$ the analog input voltage integration begins.
$\rightarrow$ The output voltage of the integrator is,

$$
V_{o i}=\frac{-1}{R_{1} C_{1}} \int_{0}^{t} V_{i} d t=\frac{-V_{i} t}{R_{1} C_{1}}
$$

where $\quad R_{1} C_{1}$ is the integrator time constant.
$V_{i}$ is assumed constant over the integration time period.


Fig. 3.68 Integrated output waveform for the dual slope ADC
$\rightarrow$ At the end of $2^{\mathrm{n}}$ clock periods MSB of the counter goes high.
$\rightarrow$ As a result the output of the flip-flop goes high, which causes analog switch $S$ to be switched from $V_{i}$ to $-V_{R}$.
$\rightarrow$ At this very same time the binary counter which has gone through its entire count sequence is reset.
$\rightarrow$ The negative input voltage $-V_{R}$ connected to the input of integrator causes the integrator output to ramp positive.
$\rightarrow$ When integrator output reaches zero, the comparator output voltage goes low, which disables the clock AND gate.
$\rightarrow$ This stops the clock pulses reaching the counter, so that the counter will be stopped at a count corresponding to the number of clock pulses in time $t_{2}$.
$\rightarrow$ The charge voltage is equal to discharge voltage,

$$
\begin{gathered}
\frac{V_{i} t_{1}}{R_{1} C_{1}}=\frac{V_{R} t_{2}}{R_{1} C_{1}} \\
V_{i} t_{1}=V_{R} t_{2} \\
t_{2}=\left(V_{i} t_{1} / V_{R}\right)
\end{gathered}
$$

Digital output $=\left(\right.$ counts/second) $\mathrm{t}_{2}$ Digital output= $\left(\right.$ counts/second) $\left(V_{i} t_{1} / V_{R}\right)$

### 14.1.5.2Advantages:

* It is highly accurate, its cost is low.
* It is immune to temperature caused variations in $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$.


### 14.1.5.3 Disadvantage:

* Speed is low.


## UNIT - IV <br> SPECIAL ICs

Functional block - characteristics of 555 Timer and its PWM application - IC - 566 voltage controlled oscillator IC - 565 phase lock loop IC - AD 633 Analog multiplier ICs.

## Part - B - 16Mark Questions

### 4.1 FUNCTIONAL BLOCK

1. Sketch the functional block diagram of IC555 and explain their working principle. [May/June 2012][April/May 2017][Nov/Dec 2015] (8)
(or)
Explain the functional block diagram of NE 561 phase locked loop. (May-2018) (7) (or)
Explain the functional block and characteristics of IC 555 timer with its PWM application. [Apr/May 2019] 13 marks
(or)
Demonstrate with neat functional diagram, the working of 555 IC timer. Develop the expression for pulse with of rectangular output pulse. Nov/Dec 2019 ( 13 marks)

### 4.1.1 Introduction:

$\rightarrow$ The 555 timer is a highly stable device for generating accurate time delay or oscillation.
$\rightarrow$ Signeta Corporation first introduced this device as the SE555/NE555.
$\rightarrow$ It is available in two package styles, $8-$ pin circular style, TO - 99 can or $8-$ pin mini DIP or as 14 -pin DIP.
$\rightarrow$ The 556 timer contains two 555 timers and is a $14-$ pin DIP.
$\rightarrow$ There is also available counter timer such as Exar's XR - 2240 which contains a 555 timer plus a programmable binary counter in a single 16 - pin package.
$\rightarrow$ A single 555 timer can provide time delay ranging from microseconds to hours whereas counter timer can have a maximum timing range of days.


Figure 1: Pin Diagram
$\rightarrow$ The 555 timer can be used with supply voltage in the range of +5 V to +18 V and can drive load till 200 mA .
$\rightarrow$ It is compatible with both TTL and CMOS logic circuits.
$\rightarrow$ Because of the wide range of supply voltage, the 555 timer is versatile and easy to use in various applications.
$\rightarrow$ Various applications include oscillator, pulse generator, ramp and square wave generator mono-shot multivibrator, burglar alarm, traffic light control and voltage monitor etc.

### 4.1.2 DESCRIPTION OR FUNCTIONAL DIAGRAM:

$\rightarrow$ Fig. 1 gives the pin diagram and Fig. 2 gives the functional diagram for 555 IC timers.
$\rightarrow$ Referring to Fig.2, three $5 \mathrm{k} \Omega$ internal resistors act as voltage divider, providing bias voltage of $(2 / 3) V_{C C}$ to the upper comparator (UC) and $(1 / 3) V_{C C}$ to the lower comparator (LC), where $\mathrm{V}_{\mathrm{CC}}$ is the supply voltage.
$\rightarrow$ Since these two voltages fix the necessary comparator threshold voltage, they also aid in determining the timing interval.
$\rightarrow$ It is possible to vary time electronically too, by applying a modulation voltage to the control voltage input terminal (pin 5).
$\rightarrow$ In applications where no such modulation as intended it is recommended by manufacturers that a capacitor ( 0.01 MF ) be connected between control voltage terminal (pin 5) and ground to by-pass noise or ripple from the supply.


Figure 2: Functional diagram of 555 timers
$\rightarrow$ In the standby (stable) state, the output $\bar{Q}$ of the centrol flip-flop (FF) is HIGH. This makes the output LOW because of power amplifier which is basically an inverter.
$\rightarrow$ A negative going trigger pulse is applied to pin 2 and should have its dc level greater than the threshold level of the lower comparator (i.e. $\mathrm{V}_{\mathrm{CC}} / 3$ ).
$\rightarrow$ At the negative going edge of the trigger as the trigger passes through $\left(\mathrm{V}_{\mathrm{CC}} / 3\right)$, the output of the lower comparator goes HIGH and sets the $\mathrm{FF}(\mathrm{Q}=1, \bar{Q}=0)$.
$\rightarrow$ During the positive excursion when the threshold voltage at pin 6 passes through $(2 / 3) \mathrm{V}_{\mathrm{CC}}$, the output of the upper comparator goes HIGH and resets the $\mathrm{FF}(\mathrm{Q}=0, \bar{Q}=1)$.
$\rightarrow$ The reset input (pin 4) provides a mechanism to reset the FF in a manner which overrides the effect of any instruction coming to FF from lower comparator.
$\rightarrow$ This overriding reset is effective when the reset input is less than about 0.4 V . When this reset is not used, it is returned to $\mathrm{V}_{\mathrm{CC}}$.
$\rightarrow$ The transistor $\mathrm{Q}_{2}$ serves as a buffer to isolate the reset input from the FF and transistor $\mathrm{Q}_{1}$.
$\rightarrow$ The transistor $\mathrm{Q}_{2}$ is driven by an internal reference voltage $\mathrm{V}_{\text {ref }}$ obtained from supply voltage $V_{C C}$.

### 4.2 CHARACTERISTICS OF 555 TIMER AND ITS PWM APPLICATION

### 4.2.1 MONOSTABLE OPERATION

2. With neat diagrams, explain the working of IC555 in mono stable mode. (8)
$\rightarrow$ Figure 3 shows a 555 timer connected for monostable operation and its functional diagram is shown in Fig. 4.
$\rightarrow$ In the standby state, FF holds transistor $\mathrm{Q}_{1} \mathrm{ON}$, thus clamping the external timing capacitor C to ground.
$\rightarrow$ The output remains at ground potential, i.e. LOW. As the trigger passes through $\mathrm{V}_{\mathrm{CC}} / 3$, the FF is set, i.e. $\bar{Q}=0$.
$\rightarrow$ This makes the transistor $\mathrm{Q}_{1} \mathrm{OFF}$ and the short circuit across the timing capacitor C is released.
$\rightarrow$ As $\bar{Q}$ is LOW, output goes HIGH $\left(=V_{C C}\right)$. The timing cycle now begins.
$\rightarrow$ Since C is unclamped, voltage across it rises exponentially through R towards $\mathrm{V}_{\mathrm{CC}}$ with a time constant RC as in Fig. 5(b).
$\rightarrow$ After a time period T, the capacitor voltage is just greater than (2/3) $\mathrm{V}_{\mathrm{CC}}$ and the upper comparator resets the FF , that is, $\mathrm{R}=1, \mathrm{~S}=0$ (assuming very small trigger pulse width).
$\rightarrow$ This makes $\bar{Q}=1$, transistor $\mathrm{Q}_{1}$ goes ON (i.e. saturates), thereby, discharging the capacitor C rapidly to ground potential.
$\rightarrow$ The output returns to the standby state or ground potential as shown in Fig. 5(c).


Figure 3: Monostable multivibrator


Figure 4: Timer in monostable operation with functional diagram
$\rightarrow$ The voltage across the capacitor as in Fig. 5(b) is given by

$$
V_{c}=V_{C C}\left(1-e^{-t / R C}\right) \rightarrow(1)
$$

At $t=T, \quad v_{c}=(2 / 3) V_{C C}$

$$
\therefore \frac{2}{3} V_{C C}=V_{C C}\left(1-e^{-t / R C}\right)
$$

or, $\quad \mathrm{T}=\mathrm{RC} \ln (1 / 3)$
or, $\quad \mathrm{T}=1.1 \mathrm{RC}(\mathrm{sec}) \rightarrow$ (2)
$\rightarrow$ It is evident from Eq. (2) that the timing interval is independent of the supply voltage.
$\rightarrow$ It may also be noted that once triggered, the output remains in the HIGH state until time T elapses, which depends only upon R and C .
$\rightarrow$ Any additional trigger pulse coming during this time will not change the output state.
$\rightarrow$ However, if a negative going reset pulse as in Fig. 5(d) is applied to the reset terminal (pin 4) during the timing cycle, transistor $\mathrm{Q}_{2}$ goes OFF, $\mathrm{Q}_{1}$ becomes ON and the external timing capacitor C is immediately discharged.
$\rightarrow$ The output now will be as in Fig. 5(e). It may be seen that the output of $\mathrm{Q}_{2}$ is connected directly to the input of $\mathrm{Q}_{1}$ so as to turn $\mathrm{ON} \mathrm{Q}_{1}$ immediately and thereby avoid the propagation delay through the FF.
$\rightarrow$ Now, even if the reset is released, the output will still remain LOW until a negative going trigger pulse is again applied at pin 2.


Figure 5: Timing pulses
$\rightarrow$ Fig. 6 shows a graph of the various combinations of R and C necessary to produce a given time delay.


Figure 6: Graph of RC combinations for different time delays
$\rightarrow$ Sometimes the monostable circuit of Fig. 3 mis-triggers on positive pulse edges, even with the control pin bypass capacitor.
$\rightarrow$ To prevent this, a modified circuit as shown in Fig. 7 is used.
$\rightarrow$ Here the resistor and capacitor combination of $10 \mathrm{k} \Omega$ and $0.001 \mu \mathrm{~F}$ at the input forms a differentiator.
$\rightarrow$ During the positive going edge of the trigger, diode D becomes forward biased, thereby limiting the amplitude of the positive spike to 0.7 V .


Figure 7: Modified monostable circuit

### 4.2.2 Applications In Monostable Mode

## 3. Discuss in detail the applications of Monostable Mode?

### 4.2.2.1 Missing Pulse Detector

$\rightarrow$ Missing pulse detector circuit using 555 timer is shown in Fig. 8. Whenever, input trigger is low, the emitter diode of the transistor Q is forward biased.
$\rightarrow$ The capacitor C gets clamped to few tenths of a volt $(\sim 0.7 \mathrm{~V})$. The output of the timer goes HIGH.
$\rightarrow$ The circuit is designed so that the time period of the monostable circuit is slightly greater ( $1 / 3$ longer) than that of the triggering pulses.
$\rightarrow$ As long as the trigger pulse train keeps coming at pin 2, the output remains HIGH.
$\rightarrow$ However, if a pulse misses, the trigger input is high and transistor Q is cut off. The 555 timer enters into normal state of monostable operation.
$\rightarrow$ The output goes LOW after time T of the mono-shot. Thus this type of circuit can be used to detect missing heartbeat.
$\rightarrow$ It can also be used for speed control and measurement. If input trigger pulses are generated from a rotating wheel, the circuit tells when the wheel speed drops below a predetermined value.


Figure 8: A missing pulse detector monostable circuit


Figure 9: Output of missing pulse detector

### 4.2.2.2 Linear Ramp Generator

$\rightarrow$ Linear ramp can be generated by the circuit shown in Fig. 10. The resistor R of the monostable circuit is replaced by a constant current source.
$\rightarrow$ The capacitor is charged linearly by the constant current source formed by the transistor $\mathrm{Q}_{3}$.
$\rightarrow$ The capacitor voltage $\mathrm{v}_{\mathrm{C}}$ can be written as,

$$
\begin{equation*}
v_{C}=\frac{1}{C} \int_{0}^{t} i d t \rightarrow \tag{3}
\end{equation*}
$$

$\rightarrow$ Where, iis the current supplied by the constant current source. Further, the KVL equation can be written as,

$$
\begin{equation*}
\frac{R_{1}}{R_{1}+R_{2}} V_{C C}-V_{B E}=(\beta+1) I_{B} R_{E} \approx \beta I_{B} R_{E}=I_{C} R_{E}=i R_{E} \rightarrow \tag{4}
\end{equation*}
$$

$\rightarrow$ Where, $\mathrm{I}_{\mathrm{B}}, \mathrm{I}_{\mathrm{C}}$ are the base current and collector current respectively, $\beta$ is the current amplification factor in CE mode and is very high.
Therefore,

$$
i=\frac{R_{1} V_{C C}-V_{B E}\left(R_{1}+R_{2}\right)}{R_{E}\left(R_{1}+R_{2}\right)} \rightarrow(5)
$$



Figure 10: Linear ramp generator
$\rightarrow$ Now putting the value of the current $i$ in equation (3), we get,

$$
v_{C}=\frac{R_{1} V_{C C}-V_{B E}\left(R_{1}+R_{2}\right)}{C R_{E}\left(R_{1}+R_{2}\right)} \times t \rightarrow(6)
$$

$\rightarrow$ At time $\mathrm{t}=\mathrm{T}$, the capacitor voltage $\mathrm{v}_{\mathrm{c}}$ becomes $(2 / 3) \mathrm{V}_{\mathrm{Cc}}$. Then we get,

$$
\frac{2}{3} V_{C C}=\frac{R_{1} V_{C C}-V_{B E}\left(R_{1}+R_{2}\right)}{C R_{E}\left(R_{1}+R_{2}\right)} \times T \rightarrow(7)
$$

$\rightarrow$ This gives the time period of the linear ramp generator as,

$$
\begin{equation*}
T=\frac{(2 / 3) V_{C C} R_{E}\left(R_{1}+R_{2}\right) C}{R_{1} V_{C C}-V_{B E}\left(R_{1}+R_{2}\right)} \rightarrow \tag{8}
\end{equation*}
$$

$\rightarrow$ The capacitor discharges as soon as its voltage reaches (2/3) $\mathrm{V}_{\mathrm{CC}}$ which is the threshold of the upper comparator in the monostable circuit functional diagram.
$\rightarrow$ The capacitor voltage remains zero till another trigger is applied. The various waveforms are shown in Fig. 11.
$\rightarrow$ The practical values can be noted as

$$
\begin{array}{ll}
\mathrm{R}_{1}=47 \mathrm{k} \Omega & \mathrm{R}_{2}=100 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{E}}=2.7 \mathrm{k} \Omega & \mathrm{C}=0.1 \mu \mathrm{~F}
\end{array}
$$

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (any value between 5 to 18 V can be chosen)


Figure 11: Linear Ramp generator output

### 4.2.2.3 Frequency Divider:

$\rightarrow$ A continuously triggered monostable circuit when triggered by a square wave generator can be used as a frequency divider, if the timing interval is adjusted to be longer than the period of the triggering square wave input signal.
$\rightarrow$ The monostable multivibrator will be triggered by the first negative going edge of the square wave input but the output will remain HIGH (because of greater timing interval) for next negative going edge of the input square wave as shown in Fig. 12.
$\rightarrow$ The mono-shot will however be triggered on the third negative going input, depending on the choice of the time delay.
$\rightarrow$ In this way, the outputs can be made integral fractions of the frequency of the input triggering square wave.


Figure 12: Frequency divider waveform

### 4.2.2 . Pulse Width Modulation:

$\rightarrow$ The circuit is shown in Fig. 13. This is basically a monostable multivibrator with a modulating input signal applied at pin -5 .
$\rightarrow$ By the application of continuous trigger at pin -2 , a series of output pulses are obtained, the duration of which depends on the modulating input at pin -5 .
$\rightarrow$ The modulating signal applied at pin -5 gets superimposed upon the already existing voltage $(2 / 3) \mathrm{V}_{\mathrm{CC}}$ at the inverting input terminal of UC.
$\rightarrow$ This in turn changes the threshold level of UC and the output pulse width modulation takes place.
$\rightarrow$ The modulating signal and the output waveform are shown in Fig. 14.It may be noted from the output waveform that the pulse duration, that is, the duty cycle only varies, keeping the frequency same as that of the continuous input pulse train trigger.


Figure 13: Pulse width modulator


Figure 14: Pulse width modulator waveforms

### 4.2.3 ASTABLE OPERATION

4. With neat diagrams, explain the working of IC555 in Astable mode. (8) [May/June 2011] [April/May 2015]
$\rightarrow$ The device is connected for an Astable operation as shown in Fig. 15. For better understanding, the complete diagram of an Astable multivibrator with detailed internal diagram of 555 is shown in Fig. 16.
$\rightarrow$ Comparing with monostable operation, the timing resistor is now split into two sections $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$.
$\rightarrow$ Pin 7 of discharging transistor Q 1 is connected to the junction of $\mathrm{R}_{A}$ and $\mathrm{R}_{\mathrm{B}}$. When the power supply $\mathrm{V}_{\mathrm{CC}}$ is connected, the external timing capacitor C charges towards $\mathrm{V}_{\mathrm{CC}}$ with a time constant $\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C}$.
$\rightarrow$ During this time, output (pin 3) is high (equals $\mathrm{V}_{\mathrm{CC}}$ ) as Reset $\mathrm{R}=0$, Set $\mathrm{S}=1$ and this combination makes $\bar{Q}=0$ which has unclamped the timing capacitor $C$.


Figure 15: Astable multivibrator using 555 timer


Figure 16: Functional diagram of astable multivibrator using 555 timer
$\rightarrow$ When the capacitor voltage equals (2/3) $\mathrm{V}_{\mathrm{CC}}$ the upper comparator triggers the control flipflop so that $\bar{Q}=1$.
$\rightarrow$ This, in turn, makes transistor $\mathrm{Q}_{1} \mathrm{ON}$ and capacitor C starts discharging towards ground through $\mathrm{R}_{\mathrm{B}}$ and transistor $\mathrm{Q}_{1}$ with a time constant $\mathrm{R}_{\mathrm{B}} \mathrm{C}$ (neglecting the forward resistance of $\mathrm{Q}_{1}$ ).
$\rightarrow$ Current also flows into transistor $\mathrm{Q}_{1}$ through $\mathrm{R}_{\mathrm{A}}$.
$\rightarrow$ Resistors $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ must be large enough to limit this current and prevent damage to the discharge transistor $\mathrm{Q}_{1}$.
$\rightarrow$ The minimum value of $\mathrm{R}_{\mathrm{A}}$ is approximately equal to $\mathrm{V}_{\mathrm{CC}} / 0.2$ where 0.2 A is the maximum current through the ON transistor $\mathrm{Q}_{1}$.
$\rightarrow$ During the discharge of the timing capacitor C , as it reaches $\mathrm{V}_{\mathrm{CC}} / 3$, the lower comparator is triggered and at this stage $\mathrm{S}=1, \mathrm{R}=0$, which turns $\bar{Q}=0$.
$\rightarrow$ Now $\bar{Q}=0$ unclamps the external timing capacitor $C$. The capacitor $C$ is thus periodically charged and discharged between $(2 / 3) \mathrm{V}_{\mathrm{CC}}$ and $(1 / 3) \mathrm{V}_{\mathrm{CC}}$ respectively.
$\rightarrow$ Fig. 17 shows the timing sequence and capacitor voltage wave form.
$\rightarrow$ The length of time that the output remains HIGH is the time for the capacitor to charge from $(1 / 3) \mathrm{V}_{\mathrm{CC}}$ to $(2 / 3) \mathrm{V}_{\mathrm{CC}}$.
$\rightarrow$ It may be calculated as follows:


Figure 17: Timing sequence of Astable multivibrator
$\rightarrow$ The capacitor voltage for a low pass RC circuit subjected to a step input of $\mathrm{V}_{\mathrm{CC}}$ is given by,

$$
v_{C}=V_{C C}\left(1-e^{-t / R C}\right)
$$

$\rightarrow$ The time taken by the circuit to charge from 0 to $(2 / 3) \mathrm{V}_{\mathrm{CC}}$ is,

$$
\begin{aligned}
\frac{2}{3} V_{C C} & =V_{C C}\left(1-e^{-t_{1} / R C}\right) \rightarrow(9) \\
\mathrm{t}_{1} & =1.09 \mathrm{RC}
\end{aligned}
$$

or,
and the time $t_{2}$ to charge from 0 to $(1 / 3) \mathrm{V}_{\mathrm{CC}}$ is,

$$
\begin{aligned}
\frac{1}{3} V_{C C} & =V_{C C}\left(1-e^{-t_{2} / R C}\right) \rightarrow(10) \\
\text { or, } \quad \mathrm{t}_{2} & =0.405 \mathrm{RC}
\end{aligned}
$$

$\rightarrow$ So the time to charge from $(1 / 3) V_{C C}$ to $(2 / 3) V_{C C}$ is,

$$
\begin{aligned}
\mathrm{t}_{\mathrm{HIGH}}= & \mathrm{t}_{1}-\mathrm{t}_{2} \\
& \mathrm{t}_{\text {HIGH }}=1.09 \mathrm{RC}-0.405 \mathrm{RC}=0.69 \mathrm{RC}
\end{aligned}
$$

$\rightarrow$ So, for the given circuit,

$$
\mathrm{t}_{\mathrm{HIGH}}=0.69\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C} \quad \rightarrow(11)
$$

$\rightarrow$ The output is low while the capacitor discharges from (2/3) $V_{C C}$ to $(1 / 3) V_{C C}$ and the voltage across the capacitor is given by,

$$
\frac{1}{3} V_{C C}=\frac{2}{3} V_{C C}\left(1-e^{-t / R C}\right)
$$

Solving, we get $t=0.69 \mathrm{RC}$
$\rightarrow$ So, for the given circuit,

$$
\mathrm{t}_{\text {Low }}=0.69 \mathrm{RC} \rightarrow(12)
$$

$\rightarrow$ Here, both $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ are in the charge path, but only $\mathrm{R}_{\mathrm{B}}$ is in the discharge path. Therefore, the total time is given by,
$\mathrm{T}=\mathrm{t}_{\mathrm{HIGH}}+\mathrm{t}_{\mathrm{LOW}}$ or

$$
\mathrm{T}=0.69\left(\mathrm{R}_{\mathrm{A}}+2 \mathrm{R}_{\mathrm{B}}\right) \mathrm{C}
$$

So,

$$
\begin{equation*}
f=\frac{1}{T}=\frac{1.45}{\left(R_{A}+2 R_{B}\right) C} \rightarrow( \tag{13}
\end{equation*}
$$

$\rightarrow$ Fig. 18 shows a graph of the various combinations of $\left(\mathrm{R}_{\mathrm{A}}+2 \mathrm{R}_{\mathrm{B}}\right)$ and C necessary to produce a given stable output frequency.
$\rightarrow$ The duty cycle D of a circuit is defined as the ratio of ON time to the total time period $\mathrm{T}=$ (ton + toff).


Figure 18: Frequency dependence of $R_{A}, R_{B}$ and $C$
$\rightarrow$ In this circuit, when the transistor $\mathrm{Q}_{1}$ is ON , the output goes low. Hence,

$$
\begin{gather*}
\% D=\frac{t_{L O W}}{T} \times 100 \\
\% D=\frac{R_{B}}{R_{A}+2 R_{B}} \times 100 \tag{14}
\end{gather*}
$$

$\rightarrow$ With the circuit configuration of Fig. 15, it is not possible to have a duty cycle more than $50 \%$ since $t_{\text {HIGH }}=0.69\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C}$ will always be greater than $\mathrm{t}_{\mathrm{LOW}}=0.69 \mathrm{R}_{\mathrm{B}} \mathrm{C}$.
$\rightarrow$ In order to obtain a symmetrical square wave i.e. $D=50 \%$, the resistance $R_{A}$ must be reduced to zero.
$\rightarrow$ However, now pin 7 is connected directly to $\mathrm{V}_{\mathrm{CC}}$ and extra current will flow through $\mathrm{Q}_{1}$ when it is on.
$\rightarrow$ This may damage $\mathrm{Q}_{1}$ and hence the timer.
$\rightarrow$ An alternative circuit which will allow duty cycle to be set at practically any level is shown in Fig. 19.
$\rightarrow$ During the charging portion of the cycle, diode $D_{1}$ is forward biased effectively short circuiting $\mathrm{R}_{\mathrm{B}}$ so that,
$\mathrm{t}_{\mathrm{HIGH}}=0.69 \mathrm{R}_{\mathrm{A}} \mathrm{C}$


Figure 19: Adjustable duty cycle rectangular wave generator
$\rightarrow$ However, during the discharging portion of the cycle, transistor $\mathrm{Q}_{1}$ becomes ON , thereby grounding pin 7 and hence the diode $\mathrm{D}_{1}$ is reverse biased.

$$
\text { So, } \quad \mathrm{t}_{\mathrm{LOW}}=0.69 \mathrm{R}_{\mathrm{B}} \mathrm{C} \quad \rightarrow(15)
$$

$\mathrm{T}=\mathrm{t}_{\mathrm{HIGH}}+\mathrm{t}_{\mathrm{LOW}}=0.69\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \mathrm{C} \rightarrow(16)$
Or,

$$
f=\frac{1}{T}=\frac{1.45}{\left(R_{A}+R_{B}\right) C} \rightarrow(17)
$$

And Duty Cycle is,

$$
D=\frac{R_{B}}{R_{A}+R_{B}}
$$

$\rightarrow$ Resistors $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ could be made variable to allow adjustment of frequency and pulse width.
$\rightarrow$ However, a series resistor of $100 \Omega$ (fixed) should be added to each $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$. This will limit peak current to the discharge transistor $\mathrm{Q}_{1}$ when the variable resistors are at minimum value.
$\rightarrow$ And, if $\mathrm{R}_{\mathrm{A}}$ is made equal to $\mathrm{R}_{\mathrm{B}}$, then $50 \%$ duty cycle is achieved.
$\rightarrow$ Symmetrical square wave generator by adding a clocked JK flip-flop to the output of the non-symmetrical square wave generator is shown in Fig. 20.
$\rightarrow$ The clocked flip-flop acts as binary divider to the timer output. The output frequency in this case will be one half that of the timer.
$\rightarrow$ The advantage of this circuit is of having output of $50 \%$ duty cycle without any restriction on the choice of $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$.


Figure 20: Symmetrical waveform generator
5. Design an astable multivibrator that can produce an output with $T_{\text {on }}=T_{\text {off }}=1 \mathrm{msec}$. The OP-AMP is driven with $\mathbf{a}+15$ and -15 V supply. Draw the waveforms across capacitors, feedback and output. The hysteresis should not exceed 0.1V. Nov/Dec 2019.
Given Data:
$\mathrm{T}_{\text {on }}=\mathrm{T}_{\text {off }}=1 \mathrm{msec}$
$\mathrm{C}=0.01 \mu \mathrm{~F}$
$\mathrm{T}=\mathrm{T}_{\text {on }}+\mathrm{T}_{\text {off }}$
$\mathrm{T}=2 \mathrm{msec}$

$$
\begin{aligned}
\mathrm{D} & =\mathrm{T}_{\text {on }} /\left(\mathrm{T}_{\text {on }}+\mathrm{T}_{\text {off }}\right) \\
= & (1 \mathrm{msec} / 2 \mathrm{msec})=0.5 \\
\mathrm{RA} & =(4 / 3) \mathrm{RB}
\end{aligned}
$$

The period of oscillation $\mathrm{T}=0.693(\mathrm{RA}+2 \mathrm{RB}) \times \mathrm{C} 1$

$$
\begin{aligned}
\mathrm{T} & =0.693 \times(10 / 3 \mathrm{RB}) \times 10^{-8} \\
\mathrm{RB} & =2 \mathrm{~ms} \times(3 / 10) \times\left(1 / 0.693 \times 10^{-8}\right) \\
\mathrm{RB} & =86.5 \mathrm{~K} \Omega \\
\mathrm{RA} & =(4 / 3) \times \mathrm{RB} \\
& =115 \mathrm{~K} \Omega
\end{aligned}
$$



### 4.2.4 Applications in an Astable Mode:

## 6. Discuss some of the applications of Astable mode in detail?

### 4.2.4.1 FSK Generator

$\rightarrow$ In digital data communication, binary code is transmitted by shifting a carrier frequency between two pre-set frequencies.
$\rightarrow$ This type of transmission is called frequency shift keying (FSK) technique.
$\rightarrow$ A 555 timer in an Astable mode can be used to generate FSK signal.
$\rightarrow$ The circuit is as shown in Fig. 21. The standard digital data input frequency is 150 Hz .
$\rightarrow$ When input is HIGH, transistor Q is off and 555 timer works in the normal Astable mode of operation.
$\rightarrow$ The frequency of the output waveform given by equation (1) can be rewritten as,

$$
f_{0}=\frac{1.45}{\left(R_{A}+2 R_{B}\right) C} \rightarrow(18)
$$

$\rightarrow$ In a tele-typewriter using a modulator-demodulator (MODEM), a frequency between 1070 Hz to 1270 Hz is used as one of the standard FSK signals.
$\rightarrow$ The components $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{R}_{\mathrm{B}}$ and the capacitor C can be selected so that $\mathrm{f}_{0}$ is 1070 Hz .


Figure 21 FSK generator
$\rightarrow$ When the input is LOW, Q goes on and connects the resistance $\mathrm{R}_{\mathrm{C}}$ across $\mathrm{R}_{\mathrm{A}}$. The output frequency is now given by,

$$
f_{0}=\frac{1.45}{\left(R_{A} \| R_{C}\right)+2 R_{B}} \rightarrow(19)
$$

$\rightarrow$ The resistance $\mathrm{R}_{\mathrm{C}}$ can be adjusted to get an output frequency of 1270 Hz .

### 4.2.4.2 Pulse Position Modulator

$\rightarrow$ The pulse position modulator can be constructed by applying a modulating signal to pin 5 of 555 timer connected for an Astable operation as shown in Fig. 22.


Figure 22: Pulse position modulator


Figure 23: Pulse position modulator output
$\rightarrow$ The output pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied.
$\rightarrow$ Fig. 23 shows the output waveform generated for a triangle wave modulation signal.
$\rightarrow$ It may be noted from the output waveform that the frequency is varying leading to pulse position modulation.
$\rightarrow$ The typical practical component values may be noted as,

$$
\mathrm{R}_{\mathrm{A}}=3.9 \mathrm{k} \Omega \quad \mathrm{R}_{\mathrm{B}}=3 \mathrm{k} \Omega \quad \mathrm{C}=0.01 \mu \mathrm{~F}
$$

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (any value between 5 V to 18 V may be chosen)

### 4.2.4.3 Schmitt Trigger

## 5 Write short notes on Schmitt Trigger.

$\rightarrow$ The use of a 555 timer as a Schmitt Trigger is shown in Fig. 24.
$\rightarrow$ Here the two internal comparators are tied together and externally biased at $\mathrm{V}_{\mathrm{CC}} / 2$ through $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$.
$\rightarrow$ Since the upper comparator will trip at $(2 / 3) \mathrm{V}_{\mathrm{CC}}$ and lower comparator at $(1 / 3) \mathrm{V}_{\mathrm{CC}}$, the bias provided by $R_{1}$ and $R_{2}$ is centered within these two thresholds.


Figure 24: Timer in Schmitt trigger operation
$\rightarrow$ Thus, a sine wave of sufficient amplitude ( $>\mathrm{V}_{\mathrm{CC}} / 6=2 / 3 \mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{CC}} / 2$ ) to exceed the reference levels causes the internal flip-flop to alternately set and reset, providing a square wave output as shown in Fig. 25.


Figure 25: Input Output waveforms of Schmitt Trigger
$\rightarrow$ It may be noted that unlike conventional multivibrator, no frequency division is taking place and frequency of square wave remains the same as that of input signal.

### 4.3 566 VOLTAGE CONTROLLED OSCILLATOR IC

5 Give the block diagram of IC 566 VCO and explain its operation.[Nov/Dec 2012][April/May 2011][Nov/Dec 2010][Nov/Dec 2016].
(or)
6 Discuss the ICC 566 as a voltage controlled oscillator with necessary illustrations. [Apr/May 2019].

### 4.3.1 Voltage Controlled Oscillator (VCO):

$\rightarrow$ A common type of VCO available in IC form is Signetics NE/SE566.The pin configuration and basic block diagram of 566 VCO are shown in Fig. 26 (a, b).
$\rightarrow$ Referring to Fig. 26 (b), a timing capacitor C , is linearly charged or discharged by a constant current source/sink.
$\rightarrow$ The amount of current can be controlled by changing the voltage $\mathrm{v}_{\mathrm{c}}$ applied at the modulating input (pin 5) or by changing the timing resistor $\mathrm{R}_{\mathrm{T}}$ external to IC chip.
$\rightarrow$ The voltage at pin 6 is held at the same voltage as pin 5 . Thus, if the modulating voltage at pin 5 is increased, the voltage at pin 6 also increases, resulting in less voltage across $\mathrm{R}_{\mathrm{T}}$ and thereby decreasing the charging current.
$\rightarrow$ The voltage across the capacitor $\mathrm{C}_{\mathrm{T}}$ is applied to the inverting input terminal of Schmitt trigger $\mathrm{A}_{2}$ via buffer amplifier $\mathrm{A}_{1}$.
$\rightarrow$ The output voltage swing of the Schmitt trigger is designed to $\mathrm{V}_{\mathrm{CC}}$ and $0.5 \mathrm{~V}_{\mathrm{CC}}$.
$\rightarrow$ If $\mathrm{R}_{\mathrm{a}}=\mathrm{R}_{\mathrm{b}}$ in the positive feedback loop, the voltage at the non-inverting input terminal of $\mathrm{A}_{2}$ swings from $0.5 \mathrm{~V}_{\mathrm{CC}}$ to $0.25 \mathrm{~V}_{\mathrm{CC}}$.
$\rightarrow$ In Fig. 26 (c), when the voltage on the capacitor $\mathrm{C}_{\mathrm{T}}$ exceeds $0.5 \mathrm{~V}_{\mathrm{CC}}$ during charging, the output of the Schmitt trigger goes LOW ( $0.5 \mathrm{~V}_{\mathrm{CC}}$ ).
$\rightarrow$ The capacitor now discharges and when it is at $0.25 \mathrm{~V}_{\mathrm{CC}}$, the output of Schmitt trigger goes HIGH ( $\mathrm{V}_{\mathrm{CC}}$ ).


Figure 26 (a) Pin configuration


Figure 26(b): Block diagram
$\rightarrow$ Since the source and sink currents are equal, capacitor charges and discharges for the same amount of time.
$\rightarrow$ This gives a triangular voltage waveform across $\mathrm{C}_{\mathrm{T}}$ which is also available at pin 4.
$\rightarrow$ The square wave output of the Schmitt trigger is inverted by inverter $\mathrm{A}_{3}$ and is available at pin 3.
$\rightarrow$ The output waveforms are shown in Fig. 26 (c). The output frequency of the VCO can be calculated as follows:
$\rightarrow$ The total voltage on the capacitor changes from $0.25 \mathrm{~V}_{\mathrm{CC}}$ to $0.5 \mathrm{~V}_{\mathrm{CC}}$. Thus $\Delta \mathrm{v}=0.25 \mathrm{~V}_{\mathrm{CC}}$. The capacitor charges with a constant current source.

So,

$$
\frac{\Delta v}{\Delta t}=\frac{i}{C_{T}}
$$

Or,

$$
\frac{0.25 V_{C C}}{\Delta t}=\frac{i}{C_{T}}
$$

Or,

$$
\Delta t=\frac{0.25 V_{C C} C_{T}}{i} \rightarrow 1
$$

$\rightarrow$ The time period T of the triangular waveform $=2 \Delta t$. The frequency of oscillator $\mathrm{f}_{0}$ is,

$$
f_{0}=\frac{1}{T}=\frac{1}{2 \Delta t}=\frac{i}{0.5 V_{C C} C_{T}}
$$

But,

$$
i=\frac{V_{C C}-v_{C}}{R_{T}} \rightarrow 2
$$

Where, $v_{C}$ is the voltage at pin 5 . Therefore,

$$
f_{0}=\frac{2\left(V_{C C}-v_{C}\right)}{V_{C C} C_{T} R_{T}} \rightarrow 3
$$



Figure 26(c): Output waveform (d): Typical connection diagram
$\rightarrow$ The output frequency of the VCO can be changed either by (i) $\mathrm{R}_{\mathrm{T}}$, (ii) $\mathrm{C}_{\mathrm{T}}$, or (iii) the voltage $\mathrm{v}_{\mathrm{C}}$ at the modulating input terminal pin 5.
$\rightarrow$ The voltage $\mathrm{v}_{\mathrm{C}}$ can be varied by connecting a $\mathrm{R}_{1} \mathrm{R}_{2}$ circuit as shown in Fig. 26 (d).
$\rightarrow$ The components $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$ are first selected so that VCO output frequency lies in the centre of the operating frequency range.
$\rightarrow$ Now the modulating input voltage is usually varied from $0.75 \mathrm{~V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}$ which can produce a frequency variation of about 10 to 1 .
$\rightarrow$ With no modulating input signal, if the voltage at pin 5 is biased at (7/8) $\mathrm{V}_{\mathrm{CC}}$, Eq. (9 10) gives the VCO output frequency as,

$$
f_{0}=\frac{2\left(V_{C C}-(7 / 8) V_{C C}\right)}{V_{C C} C_{T} R_{T}}=\frac{1}{4 C_{T} R_{T}}=\frac{0.25}{C_{T} R_{T}} \rightarrow 4
$$

### 4.3.2 Voltage to Frequency Conversion Factor:

$\rightarrow$ A parameter of importance for VCO is voltage to frequency conversion factor $\mathrm{K}_{\mathrm{v}}$ and is defined as,

$$
K_{v}=\frac{\Delta f_{0}}{\Delta v_{C}}
$$

$\rightarrow$ Here $\Delta \mathrm{v}_{\mathrm{C}}$ is the modulation voltage required to produce the frequency shift $\Delta \mathrm{f}_{0}$ for a VCO.
$\rightarrow$ If we assume that the original frequency is $f_{0}$ and the new frequency is $f_{1}$ then,

$$
\begin{gathered}
\Delta f_{0}=f_{1}-f_{0}=\frac{2\left(V_{C C}-v_{C}+\Delta v_{C}\right)}{V_{C C} C_{T} R_{T}}-\frac{2\left(V_{C C}-v_{C}\right)}{V_{C C} C_{T} R_{T}} \\
\Delta f_{0}=\frac{2 \Delta v_{C}}{V_{C C} C_{T} R_{T}} \rightarrow 5
\end{gathered}
$$

Or,

$$
\Delta v_{C}=\frac{\Delta f_{0} V_{C C} C_{T} R_{T}}{2} \rightarrow 6
$$

Putting the value of $\mathrm{C}_{\mathrm{T}} \mathrm{R}_{\mathrm{T}}$ from equation ()

$$
\Delta v_{C}=\Delta f_{0} V_{C C} / 8 f_{0} \rightarrow 7
$$

Or,

$$
K_{v}=\frac{\Delta f_{0}}{\Delta v_{C}}=\frac{8 f_{0}}{V_{C C}} \rightarrow 8
$$

### 4.4 565- PHASE LOCKED LOOP IC

7 Explain the principle and operation of a PLL. [Nov/Dec 2013]
(or)
Explain the working of IC 565. [Nov/Dec 2013][April/May 2010][April/May 2011][April/May 2017][Nov/Dec 2015]
(or)
Explain with neat diagram, the working of a phase locked loop. Nov/Dec 2019.

### 4.4.1 MONOLITHIC PHASE-LOCKED LOOP:

$\rightarrow$ All the different building blocks of PLL are available as independent IC packages and can be externally interconnected to make a PLL.
$\rightarrow$ However, a number of manufacturers have introduced monolithic PLLs too.
$\rightarrow$ Some of the important monolithic PLLs are SE/NE560 series introduced by Signetics and LM560 series by National Semiconductor.
$\rightarrow$ The SE/NE 560, 561, 562, 564, 565 and 567 mainly differ in operating frequency range, power supply requirement, frequency and bandwidth adjustment ranges.
$\rightarrow$ Since 565 is the most commonly used PLL, we will discuss some of the important features of this IC chip.

### 4.4.2 IC PLL 565:

$\rightarrow 565$ are available as a 14-pin DIP package and as 10-pin metal can package. The pin configuration and the block diagram are shown in Fig. 27 (a, b).
$\rightarrow$ The output frequency of the VCO (both inputs 2,3 grounded) as given by equation () can be rewritten as,

$$
f_{0}=\frac{0.25}{C_{T} R_{T}} H z \quad \rightarrow 1
$$

Where $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$ are the external resistor and capacitor connected to pin 8 and pin 9 .
$\rightarrow$ A value between $2 \mathrm{k} \Omega$ and $20 \mathrm{k} \Omega$ is recommended for $\mathrm{R}_{\mathrm{T}}$. The VCO free running frequency is adjusted with $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$ to be at the centre of the input frequency range.
$\rightarrow$ It may be seen that phase locked loop is internally broken between the VCO output and the phase comparator input.
$\rightarrow$ A short circuit between pins 4 and 5 connects the VCO output to the phase comparator so as to compare $\mathrm{f}_{0}$ with input signal $\mathrm{f}_{\mathrm{s}}$.
$\rightarrow$ A capacitor C is connected between pin 7 and pin 10 (supply terminal) to make a low pass filter with the internal resistance of $3.6 \mathrm{k} \Omega$.


Figure 27(a): Pin Diagram


Figure 27 (b) NE/SE565 PLL block diagram
$\rightarrow$ The important electrical parameters of 565 PLL are:
Operating frequency range : 0.001 Hz to 500 kHz
Operating voltage range : $\pm 6 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$
Input level $\quad: \quad 10 \mathrm{mV} \mathrm{rms}$ min. to $3 \mathrm{~V}_{\mathrm{PP}} \max$
Input impedance : $10 \mathrm{k} \Omega$ typical
Outputs sink current : 1 mA typical
Drift in VCO centre frequency: $300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (parts per million per degree with
Temperature centigrade)
Drift in VCO centre frequency: 1.5 percent / Vmax
With supply voltage

Triangle wave amplitude : $\quad 2.4 \mathrm{~V}_{\mathrm{pp}}$ at $\pm 6 \mathrm{~V}$ supply voltage
Square wave amplitude : $5.4 \mathrm{~V}_{\mathrm{pp}}$ at $\pm 6 \mathrm{~V}$ supply voltage
Bandwidth adjustment range: < $\pm 1$ to $\pm 60 \%$
$\rightarrow$ The capture range is symmetrically located with respect to VCO free running frequency $f_{0}$ as is shown in Fig. 28.
$\rightarrow$ The PLL cannot acquire a signal outside the capture range, but once captured, it will hold on till the signal frequency goes beyond the lock-in range.
$\rightarrow$ In order to increase the ability of lock-in range, large capture range is required.
$\rightarrow$ However, a large capture range will make the PLL more susceptible to noise and undesirable signal.
$\rightarrow$ Hence a suitable compromise is often reached between these two opposing requirements of the capture range.
$\rightarrow$ Many a times the LPF band-width is first set for a large value for initial acquisition of signal, then once the signal is captured, the band-width of LPF is reduced substantially. This will minimize the interference of undesirable signals and noise.

8 With Usual notations, show that the 'lock-in-range' of PLL is $\Delta f_{L}= \pm 7.8 f_{0} / \mathrm{V}$. [Nov/Dec 2011].
$\rightarrow$ If $\varphi$ radians are the phase difference between the signal and the VCO voltage, then the output voltage of the analog phase detector is given by,
$v_{e}=(\varphi-\pi / 2)$
$W h$, is the phase angle-to-voltage transfer coefficient of the phase detector.
$\rightarrow$ The control voltage to VCO is,
$v_{c}=(\varphi-\pi / 2)$
Where, A is the voltage gain of the amplifier. This $v_{c}$ shifts VCO frequency from its free running frequency $f_{o}$ to a frequency $f$ given by,
$f=f_{0}+K_{v} v_{c}-----------------(3)$
Where, $\mathrm{K}_{\mathrm{v}}$ is the voltage to frequency transfer coefficient of the VCO.
When PLL is locked-in to signal frequency $\mathrm{f}_{\mathrm{s}}$, then we have
$f=f_{s}=f_{0}+K_{v} v_{c}$
Since, $\quad v_{c}=\left(f_{s}-f_{0}\right) / K_{v}=A K_{\varphi}(\varphi-\pi / 2)$
Thus, $\quad \varphi=\pi / 2+\left(f_{s}-f_{0}\right) / K_{V} K_{\varphi} A$ $\qquad$
$\rightarrow$ The maximum output voltage magnitude available from the phase detector occurs for $\varphi=$ $\pi$ and 0 radian and $v_{e(\max )}= \pm K_{\varphi} \cdot \pi / 2$ The corresponding value of the maximum control voltage available to drive the VCO will be,
$v_{c(\max )}= \pm\left(\frac{\pi}{2}\right) \cdot K_{\varphi} \cdot A$
$\rightarrow$ The maximum VCO frequency swing that can be obtained is given by,
$\left(f-f_{0}\right)_{\max }=K_{v} V_{c(\text { max })}=K_{V} K_{\varphi} A\left(\frac{\pi}{2}\right)$
$\rightarrow$ Therefore, the maximum range of signal frequencies over which the PLL can remain locked will be,

$$
\begin{align*}
f_{s} & =f_{0} \pm\left(f-f_{0}\right)_{\max } \\
=f_{0} \pm K_{V} K_{\varphi} A\left(\frac{\pi}{2}\right)=f_{0} \pm \Delta f_{L} & -\cdots--\cdots------------(9) \tag{9}
\end{align*}
$$

Where $2 \Delta f_{L}$ will be lock-in frequency range and is given by,
Lock-in range $=2 \Delta f_{L}=K_{V} K_{\varphi} A \pi$
$\Delta f_{L}= \pm K_{V} K_{\varphi} A\left(\frac{\pi}{2}\right)$
$\rightarrow$ The lock in range is symmetrically located with respect to VCO free running frequency $f_{0}$.
For IC PLL 565,

$$
K_{V}=\frac{8 f_{0}}{V}
$$

Where,

$$
\mathrm{V}=+\mathrm{V}_{\mathrm{cc}}-\left(-\mathrm{V}_{\mathrm{cc}}\right)
$$

Again, $\quad K_{\varphi}=\frac{1.4}{\pi}$
And $\quad \mathrm{A}=1.4$
Hence the lock-in range from eqn (11) becomes,

$$
\begin{equation*}
\Delta f_{L}= \pm 7.8 f_{0} / \mathrm{V} \tag{12}
\end{equation*}
$$

## 9 Derive the expression for the capture range of PLL.

$\rightarrow$ When PLL is not initially locked to the signal, the frequency of the VCO will be free running frequency $f_{0}$. The phase angle difference between the signal and the VCO output voltage will be,

$$
\begin{equation*}
\varphi=\left(\omega_{s} t+\theta_{s}\right)-\left(\omega_{0} t+\theta_{0}\right)=\left(\omega_{s}-\omega_{0}\right) t+\Delta \theta \tag{13}
\end{equation*}
$$

$\rightarrow$ Thus the phase angle difference does not remain constant but will change with time at a rate given by
$\frac{d \varphi}{d t}=\omega_{s}-\omega_{0}$
$\rightarrow$ The phase detector output voltage will therefore not have a dc component but will produce an ac voltage with a triangular waveform of peak amplitude $K_{\varphi}\left(\frac{\pi}{2}\right)$ and a fundamental frequency $\left(f-f_{0}\right)=\Delta f$.
$\rightarrow$ The low pass filter (LPF) is a simple RC network having transfer function
$\mathrm{T}(\mathrm{jf}) \approx \frac{1}{1+\mathrm{j}\left(\frac{\mathrm{f}}{\mathrm{f}_{1}}\right)}$

Where, $\mathrm{f} 1=1 / 2 \pi \mathrm{RC}$ is the 3 dB point of LPF. In the slope portion of LPF where $(\mathrm{f} / \mathrm{f} 1)^{2} \gg 1$, then
$\mathrm{T}(\mathrm{f})=\frac{f_{1}}{\mathrm{jf}}$
$\rightarrow$ The fundamental frequency term supplied to the LPF by the phase detector will be the difference frequency $\Delta f=f_{s}-f_{0}$. If $\Delta f>3 f_{1}$, the LPF transfer function will be approximately,
$T(\Delta f) \approx f_{1} / \Delta f=f_{1} /\left(f_{s}-f_{0}\right)$
$\rightarrow$ The voltage $\mathrm{v}_{\mathrm{c}}$ to drive the VCO is,
$v_{c}=v_{e} \times T(f) \times A$
Or, $\quad v_{c(\max )}=v_{e(\max )} \times T(f) \times A$
$= \pm K_{\varphi}\left(\frac{\pi}{2}\right) A\left(f_{1} / \Delta f\right) \quad$ [From eqn.7]
$\rightarrow$ Then the corresponding value of the maximum VCO frequency shift is,
$\left(f-f_{0}\right)_{\max }=K_{V} v_{c(\max )}= \pm K_{\varphi}\left(\frac{\pi}{2}\right) A\left(f_{1} / \Delta f\right)$
$\rightarrow$ For the acquisition of signal frequency, we should put $f=f_{s}$ so that the maximum signal frequency range that can be acquired by PLL is,
$\left(f-f_{0}\right)_{\max }= \pm K_{V} K_{\varphi}\left(\frac{\pi}{2}\right) A\left(f_{1} / \Delta f_{c}\right)$
Now,

$$
\begin{equation*}
\Delta f_{c}=\left(f-f_{0}\right)_{\max } \tag{21}
\end{equation*}
$$

So,
$\left(\Delta f_{c}\right)^{2}= \pm K_{V} K_{\varphi}\left(\frac{\pi}{2}\right) A f_{1}$ [From eqn.21]
Since, $\Delta f_{L}= \pm K_{V} K_{\varphi}\left(\frac{\pi}{2}\right) A$
We get, $\left(\Delta f_{c}\right)= \pm \sqrt{f_{1} \Delta f_{L}}$
$\rightarrow$ Therefore, the total capture range is,

$$
2 \Delta f_{c} \approx 2 \sqrt{f_{1} \Delta f_{L}}
$$

Where the lock-in range $=2 \Delta f_{c}=K_{V} K_{\varphi} A \pi$. In case of IC PLL $565, \mathrm{R}=3.6 \mathrm{~K} \Omega$, so the capture range is
$\pm\left[\frac{\Delta f_{L}}{2 \pi\left(3.6 \times 10^{3}\right)}\right]^{\frac{1}{2}}$
Where, C is in farads.
$\rightarrow$ The capture range is symmetrically located with respect to VCO free running frequency $f_{0}$ as shown in the figure below.
$\rightarrow$ The PLL cannot acquire a signal outside the capture range, but once captured, it will hold on till the signal frequency goes beyond the lock-in range.
$\rightarrow$ In order to increase the ability of lock-in range large capture range is required.
$\rightarrow$ However, a large capture range will make the PLL more susceptible to noise and undesirable signal.
$\rightarrow$ Hence a suitable compromise is often reached between these two opposing requirements of the capture range.
$\rightarrow$ Many a times the LPF bandwidth is first set for a large value for initial acquisition of signal, then once the signal is captured, the bandwidth of LPF is reduced substantially.
$\rightarrow$ This will minimize the interference of undesirable signals and noise.


Figure 28: PLL lock in range and capture range

## PROBLEM:

10 Determine the output frequency f0, lock range $\Delta \mathrm{fl}$ and capture range $\Delta \mathrm{fc}$ of IC 565. Assume R1 $=15 \Omega, \mathrm{C} 1=0.01 \mu \mathrm{~F}$ and the supply voltage is +12 V . (Apr/May 2019) 15 marks.

## Output frequency ( $\mathrm{f}_{0}$ )

$f_{0}=\frac{0.25}{C_{T} R_{T}} H z$
$=0.25 /\left(0.01 \times 10^{-6} \times 15\right)$
$\mathrm{f}_{0}=1.6 \mathrm{MHz}$
lock range ( $\Delta \mathrm{f}_{\mathrm{L}}$ )
$\mathrm{f}_{\mathrm{L}}= \pm \mathbf{7 . 8} \mathrm{f}_{0} / \mathrm{V}$
$\mathrm{f}_{\mathrm{L}}=1.03 \mathrm{MHz}$
capture range $\Delta \mathrm{fc}$
$\pm\left[\frac{\Delta f_{L}}{2 \pi\left(3.6 \times 10^{3}\right)}\right]^{\frac{1}{2}}$
$\sqrt{\frac{\left[1.3 \times 10^{6}\right]}{2 \pi \times 3.6 \times 10^{3} \times 1 \times 10^{-6}}}$
$\Delta \mathrm{fc}=\mathbf{1 2 7 . 6 M H z}$

### 4.4.3 PLL APPLICATIONS

## 11 Mention briefly the applications of PLL. [April/May 2008][Apr/May 2011][April/May 2013][Nov/Dec 2016]

$\rightarrow$ The output from a PLL system can be obtained either as the voltage 7 signal $\mathrm{v}_{\mathrm{c}}(\mathrm{t})$ corresponding to the error voltage in the feedback loop, or as a frequency signal at VCO output terminal.
$\rightarrow$ The voltage output is used in frequency discriminator application whereas the frequency output is used in signal conditioning, frequency synthesis or clock recovery applications.
$\rightarrow$ Consider the case of voltage output.
$\rightarrow$ When PLL is locked to an input frequency, the error voltage $\mathrm{v}_{\mathrm{c}}(\mathrm{t})$ is proportional to $\left(\mathrm{f}_{\mathrm{s}}-\mathrm{f}_{0}\right)$.
$\rightarrow$ If the input frequency is varied as in the case of FM signal, $\mathrm{v}_{\mathrm{c}}$ will also vary in order to maintain the lock.
$\rightarrow$ Thus the voltage output serves as a frequency discriminator which converts the input frequency changes to voltage changes.
$\rightarrow$ In the case of frequency output, if the input signal is comprised of many frequency components corrupted with noise and other disturbances, the PLL can be made to lock, selectively on one particular frequency component at the input.
$\rightarrow$ The output of VCO would then regenerate that particular frequency (because of LPF which gives output for beat frequency) and attenuate heavily other frequencies.
$\rightarrow$ VCO output thus can be used for regenerating or reconditioning a desired frequency signal (which is weak and buried in noise) out of many undesirable frequency signals.
Some of the typical applications of PLL are discussed now.

### 4.4.3.1 Frequency Multiplication/Division

$\rightarrow$ Figure 30 gives the block diagram of a frequency multiplier using PLL.
$\rightarrow$ A divide by N network 18 inserted between the VCO output and the phase comparator input.
$\rightarrow$ In the locked state, the VCO output frequency $f_{o}$ is given by,

$$
\mathrm{f}_{0}=\mathrm{N}_{\mathrm{s}} \rightarrow 1
$$

$\rightarrow$ The multiplication factor can be obtained by selecting a proper scaling factor N of the counter.
$\rightarrow$ Frequency multiplication can also be obtained by using PLL in its harmonic locking mode.
$\rightarrow$ If the input signal is rich in harmonics e.g. square wave, pulse train etc., then VCO can be directly locked to then the harmonic of the input signal without connecting any frequency divider in between.


Figure 29: Frequency multiplier using IC PLL
$\rightarrow$ However, as the amplitude of the higher order harmonics becomes less, effective locking may not take place for high values of 12 . Typically n is kept less than 10 .
$\rightarrow$ The circuit of Fig. 28 can also be used for frequency division.
$\rightarrow$ Since the VCO output (a square wave) is rich in harmonics, it is possible to lock the m-th harmonic of the VCO output with the input signal $\mathrm{f}_{5}$.
$\rightarrow$ The output $\mathrm{f}_{0}$ of VCO is now given by

$$
\mathrm{f}_{\mathrm{o}}=\mathrm{f}_{\mathrm{s}} / \mathrm{m} \quad \rightarrow 2
$$

### 4.4.3.2 Frequency Translation

$\rightarrow$ A schematic for shifting the frequency of an oscillator by a small factor is shown in Fig. 31.
$\rightarrow$ It can be seen that a mixer (or multiplier) and a low-pass filter are connected externally to the PLL.
$\rightarrow$ The signal $f_{s}$ which has to be shifted and the output frequency $f_{o}$ of the VCO are applied as inputs to the mixer.
$\rightarrow$ The output of the mixer contains the sum and difference of $f_{s}$ and $f_{0}$.
$\rightarrow$ However, the output of LPF contains only the difference signal $\left(f_{o}-f_{s}\right)$.
$\rightarrow$ The translation or offset frequency $f_{1}\left(f_{1} \ll f_{s}\right)$ is applied to the phase comparator.


Figure 30: PLL used as a frequency translator
$\rightarrow$ When PLL is in locked state,

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{o}}-\mathrm{f}_{\mathrm{s}}=\mathrm{f}_{1} \\
& \mathrm{f}_{\mathrm{o}}=\mathrm{f}_{\mathrm{s}}+\mathrm{f}_{1} \rightarrow 3
\end{aligned}
$$

Thus, it is possible to shift the incoming frequency $f_{s}$ by $f_{1}$.

### 4.4.3.3 AM Detection

$\rightarrow$ The PLL may be used to demodulate AM signals as shown in figure below. The PLL is locked to the carrier frequency of the incoming AM signal.
$\rightarrow$ The output of VCO which has the same frequency as the carrier, but un modulated is fed to the multiplier.
$\rightarrow$ Since VCO output is always $90^{\circ}$ out of phase with the incoming AM signal under the locked condition, the AM input signal is also shifted in phase by $90^{\circ}$ before being fed to the multiplier.
$\rightarrow$ This makes both the signals applied to the multiplier in same phase.
$\rightarrow$ The output of the multiplier contains both the sum and the difference signals; the demodulated output is obtained after filtering high frequency components by the LPF.
$\rightarrow$ Since the PLL responds only to the carrier frequencies which are very close to the VCO output, a PLL AM detector exhibits a high degree of selectivity and noise immunity which is not possible with conventional peak detector type AM modulators.


Figure 31: PLL used as AM demodulator

### 4.4.3.4 FM Demodulation

$\rightarrow$ If PLL is locked to a FM signal, the VCO tracks the instantaneous frequency of the input signal.
$\rightarrow$ The filtered error voltage which controls the VCO and maintains lock with the input signal is the demodulated FM output.
$\rightarrow$ The VCO transfer characteristics determine the linearity of the demodulated output.
$\rightarrow$ Since, VCO used in IC PLL is highly linear, it is possible to realize highly linear FM demodulators.

### 4.4.3.5 Frequency Shift Keying (FSK) Demodulator

## 12 Narrate the process of FSK demodulation using PLL [Nov/Dec 2015] [May 2018] [6].

$\rightarrow$ In digital data communication and computer peripheral, binary data is transmitted by means of a carrier frequency which is shifted between two preset frequencies.
$\rightarrow$ This type of data transmission is called frequency shift keying (FSK) technique.
$\rightarrow$ The binary data can be retrieved using a FSK demodulator at the receiving end.
$\rightarrow$ The 565 PLL is very useful as a FSK demodulator.
$\rightarrow$ Figure 30 shows FSK demodulator using PLL fortele - typewriter signals of 1070 Hz and 1270 Hz .
$\rightarrow$ As the signal appears at the input, the loop locks to the input frequency and tracks it between the two frequencies with a corresponding dc shift at the output.
$\rightarrow$ A three stage filter removes the carrier component and the output signal is made logic compatible by a voltage comparator.


Figure 32: FSK Demodulator

### 4.5 ANALOG MULTIPLIER IC

## 13 Discuss the modes of operation and applications of analog multiplier.

$\rightarrow$ A multiplier is a circuit which produces output that is the product of two inputs applied.
$\rightarrow$ A circuit which performs multiplication of two analog voltages is called as analog multiplier.
$\rightarrow$ If $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ were the two input analog voltages applied, then the output voltage $\mathrm{V}_{0}$ is given as,
$\mathrm{V}_{0}=\mathrm{k} \mathrm{V}_{1} \mathrm{~V}_{2}$
Where, k - scaling factor
$\rightarrow$ The use of a scaling factor k is to avoid the saturating output.
$\rightarrow$ This is because; the product of two input voltages with moderate value could cause the output to reach saturation.
$\rightarrow$ In such a situation, it may become impossible to measure the desired product output $\mathrm{V}_{0}$.
$\rightarrow$ The above expression for $\mathrm{V}_{0}$ is the ideal output voltage. They are
(i) Input signal offset $\left(\varphi_{1} \& \varphi_{2}\right)$
(ii) Error in scaling factor k (e)
(iii) Output signal offset ( $\varphi_{0}$ )
$\rightarrow$ With all these parameters, the output of a practical multiplier is given as $V_{0}$ defined by,

$$
V_{0}=\frac{\left(V_{1}+\varphi_{1}\right)\left(V_{2}+\varphi_{2}\right)}{10^{X}(1+e)}+\varphi_{0}
$$

$\rightarrow$ Note that $x$ can be any integer or fractional value.

### 4.5.1 Modes of operation of a multiplier

$\rightarrow$ The modes of operation of multiplier tell about the restriction on polarity of one or both input voltages $V_{1}$ and $V_{2}$ applied to multiplier. There were three modes

* One quadrant multiplication
* Two quadrant multiplication
* Four quadrant multiplication


## One quadrant

$\rightarrow$ Both input voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ are restricted to positive polarity.
$\rightarrow$ That is, $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ must be positive as shown here. It first quadrant.

uses

Figure 33(a): one quadrant

## Two quadrant

$\rightarrow$ In this mode, any one input voltage $\mathrm{V}_{1}$ or $\mathrm{V}_{2}$ is held positive and the other is allowed to swing in both positive and negative polarity.
$\rightarrow$ It uses any two of four quadrants (Quadrant I and II or I and IV) as shown here.


Figure 33(b): two quadrant

## Four quadrant (Gilbert cell)

$\rightarrow$ In this mode, both the input voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ are allowed to swing in both positive and negative polarity.
$\rightarrow$ It uses all four quadrants and hence the same. The figure here shows the four quadrant multiplication.
$\rightarrow$ Also, it is clear that not only the input voltages are restricted in the modes; the output voltage $\mathrm{V}_{0}$ is also restricted.
$\rightarrow$ In one quadrant multiplication, the output voltage V0 must be positive since both inputs are positive.
$\rightarrow$ But, in two quadrant and four quadrant multiplication, the output can be positive or negative depending on input voltage polarity.
$\rightarrow$ Three quadrant operations is impossible in multiplier because no restriction can be made in input voltages.
$\rightarrow$ Out of all modes of operation, four quadrants is best and popular.


Figure 33(c): four quadrant

### 4.5.2 Types of Analog multipliers

* The basic techniques used to achieve multiplication are
* Logarithmic type
* Quarter square type
* Pulse width / height modulation type
* Current rating type
* Triangle averaging type
* Emitter coupled transistor pair type
* Variable Trans conductance type
* Four quadrant type based on variable Trans conductance (or) simply, Gilbert cell.


### 4.5.3 Characteristics (or) Requirements of a multiplier

$\rightarrow$ The following characteristics or requirements are very important for a multiplier to achieve maximum efficiency. They are defined here,

## Accuracy

$\rightarrow$ The derivation of practical output from the ideal output of multiplier for the given input voltages within the operating range of multiplier.
$\rightarrow$ This characteristic tells how accurate the multiplier is and whether the expected output is obtained or not.

## Linearity

$\rightarrow$ It is the maximum percentage deviation that a practical output compared with a linear straight line output (ideal output).

## Squaring mode accuracy

$\rightarrow$ The accuracy of multiplier when both inputs tied together gives square-law curve.
$\rightarrow$ The deviation of practical squared output versus ideal square-law curve is squaring mode accuracy.

## Bandwidth

$\rightarrow$ The operating capability of an amplifier for high frequency analog inputs is indicated with bandwidth.
$\rightarrow$ Capability with as high frequency as possible indicates the improvement in bandwidth.

## Quadrant

$\rightarrow$ Defines the unipolar or bipolar capabilities of input voltages applied.

## 14 Explain the working of an analog multiplier using emitter coupled transistor pair.

 [Nov/Dec 2014][May/June 2014][Nov/Dec 2011]$\rightarrow$ A pair of transistor with their emitter connected together forms a basic multiplier.
$\rightarrow$ One input V1 can be directly applied to the base of transistors Q1 and Q2.
$\rightarrow$ The other input V2 is applied as the emitter current to both transistors as shown in figure below.


Figure 34: Emitter coupled transistor
$\rightarrow$ Taking only the emitter coupled transistor pair stage, the output currents (collector currents) $\mathrm{I}_{\mathrm{C} 1}$ and $\mathrm{I}_{\mathrm{C} 2}$ are related to the differential input voltage $\mathrm{V}_{1}$ by

$$
\begin{aligned}
I_{C 1} & =\frac{I_{E E}}{1+e^{-V_{1} / V_{T}}} \\
I_{C 2} & =\frac{I_{E E}}{1+e^{V_{1} / V_{T}}}
\end{aligned}
$$

Where $\mathrm{V}_{\mathrm{T}}$ is the temperature equivalent voltage and the polarity in exponential terms depends on the input voltage $\mathrm{V}_{1}$.
$\rightarrow$ The polarity is negative when positive input of $V_{1}$ applied to base of transistor $Q_{1}$
$\rightarrow$ The polarity is positive when the negative input of $\mathrm{V}_{1}$ applied to base of transistor $\mathrm{Q}_{2}$.
$\rightarrow$ Taking the difference between two collector currents $\mathrm{I}_{\mathrm{C} 1}$ and $\mathrm{I}_{\mathrm{C} 2}$ as $\Delta \mathrm{I}_{\mathrm{C}}$, we can write $\Delta \mathrm{I}_{\mathrm{C}}=\mathrm{I}_{\mathrm{C} 1}-\mathrm{I}_{\mathrm{C} 2}$
Substituting the values of $\mathrm{I}_{\mathrm{C} 1}$ and $\mathrm{I}_{\mathrm{C} 2}$ in above expression

$$
\Delta I_{C}=\frac{I_{E E}}{1+e^{-V_{1} / V_{T}}}-\frac{I_{E E}}{1+e^{V_{1} / V_{T}}}
$$

$$
=I_{E E}\left[\frac{1}{1+e^{-V_{1} / V_{T}}}-\frac{1}{1+e^{V_{1} / V_{T}}}\right]
$$

$$
\begin{equation*}
\Delta I_{C}=I_{E E} \tanh \left(\frac{V_{1}}{2 V_{T}}\right) \tag{1}
\end{equation*}
$$

$\rightarrow$ The DC transfer characteristics of the emitter coupled pair are shown in figure below.


Figure 35: DC characteristics
$\rightarrow$ If $\mathrm{V}_{1} \ll \mathrm{~V}_{\mathrm{T}}$, eqn. (1) can be approximated as
$\Delta I_{C}=I_{E E} \tanh \left(\frac{V_{1}}{2 V_{T}}\right) \cong I_{E E}\left(\frac{V_{1}}{2 V_{T}}\right)$
$\rightarrow \mathrm{I}_{\mathrm{EE}}$ is the bias current for emitter-coupled pair. If $\mathrm{I}_{\mathrm{EE}}$ is made proportional to the second input $\mathrm{V}_{2}$, then eqn. (2) becomes

$$
\Delta I_{C}=V_{2}\left(\frac{V_{1}}{2 V_{T}}\right) \text { where } V_{2} \alpha I_{E E}
$$

$\rightarrow$ Thus the collector difference current is proportional to the product of two input voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ multiplied by factor $\frac{1}{2 V_{T}}$. But, considering the base to emitter voltage of transistor, IEE can be written as
$I_{E E} \cong K_{0}\left(V_{2}-V_{B E(O N)}\right)$ $\qquad$
Substitute the value of $\mathrm{I}_{\mathrm{EE}}$ from eqn. (3) in $\Delta \mathrm{I}_{\mathrm{C}}$ of eqn. (2) we get

$$
\Delta I_{C}=\frac{K_{0} V_{1}\left(V_{2}-V_{B E(O N)}\right)}{2 V_{r}}
$$

$\rightarrow$ Where, $\mathrm{k}_{0}$ is the scaling factor. Two conditions must be satisfied by the input voltages in order to perform multiplication. $\mathrm{V}_{1}$ must be less than 50 mV and $\mathrm{V}_{2}$ must be greater than $\mathrm{V}_{\mathrm{BE}(\mathrm{ON})}$.

### 4.5.4 Drawbacks

$\rightarrow$ The input voltage $\mathrm{V}_{2}$ is offset by $\mathrm{V}_{\mathrm{BE}(\mathrm{ON})}$. So the desired input $\mathrm{V}_{2}$ cannot be multiplied with other input $\mathrm{V}_{1}$. Thus the preciseness in getting the product output is affected.
$\rightarrow \mathrm{V}_{2}$ must be always positive resulting in two-quadrant multiplication.
$\rightarrow \tanh \left(\frac{V_{1}}{2 V_{T}}\right)$ is approximated as $\left(\frac{V_{1}}{2 V_{T}}\right)$ with the assumption $\mathrm{V}_{1} \ll \mathrm{~V}_{\mathrm{T}}$
$\rightarrow$ In room temperature, $\mathrm{V}_{\mathrm{T}}=26 \mathrm{mV}$. Therefore, $\mathrm{V}_{1}$ must be very small to satisfy the approximation.

15 Explain Gilbert multiplier cell. Under what condition the Gilbert multiplier cell will work as a modulator. [Nov/Dec 2009][Nov/Dec 2013]
$\rightarrow$ The first two drawbacks of emitter coupled transistor pair multiplier can be eliminated by Gilbert multiplier cell.
$\rightarrow$ Gilbert multiplier cell is also known as four-quadrant multiplier cell.
$\rightarrow$ It allows the two input voltages to swing in both polarities.
$\rightarrow$ This method is an extension of emitter coupled transistor pair. The circuit of Gilbert cell is shown in figure below.


Figure 36: Gilbert multiplier cell
$\rightarrow$ The circuit consists of three stages with each stage having a pair of transistors.
$\rightarrow$ All the stages are emitter coupled transistor pair with cross coupled stages 1 and 2 in series with stage 3 .
$\rightarrow$ The analysis of the circuit can be done using two methods.
$\rightarrow$ Analysis 1 uses hyperbolic tangent function and analysis 2 uses the basic principle of Tran's conductance dependence.

## Analysis 1:

$\rightarrow$ As related to discussion of emitter coupled transistor pair, the collector currents of all stages are related with input voltages as follows.
$\rightarrow$ The collector current of $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are given as,

$$
\begin{equation*}
I_{C 1}=\frac{I_{C 5}}{1+e^{-V_{1} / V_{T}}}- \tag{1}
\end{equation*}
$$

$$
\begin{equation*}
I_{C 2}=\frac{I_{C 5}}{1+e^{V_{1} / V_{T}}} \quad\left[\mathrm{I}_{C 5} \text { is emitter current of pair } \mathrm{Q}_{1} \text { and } \mathrm{Q}_{2}\right] \tag{2}
\end{equation*}
$$

$\rightarrow$ Similarly, collector currents of $\mathrm{Q}_{3}$ and $\mathrm{Q}_{4}$ are given as,

$$
\begin{equation*}
I_{C 3}=\frac{I_{C 6}}{1+e^{V_{1} / V_{T}}} \tag{3}
\end{equation*}
$$

$$
\begin{equation*}
I_{C 3}=\frac{I_{C 6}}{1+e^{-V_{1} / V_{T}}} \quad\left[\mathrm{I}_{\mathrm{C} 6} \text { is emitter current of pair } \mathrm{Q}_{3} \text { and } \mathrm{Q}_{4}\right] \tag{4}
\end{equation*}
$$

$\rightarrow$ And the collector current of $\mathrm{Q}_{5}$ and $\mathrm{Q}_{6}$ can be given as,

$$
\begin{equation*}
I_{C 1}=\frac{I_{C 5}}{1+e^{-V_{1} / V_{T}}}- \tag{5}
\end{equation*}
$$

$$
\begin{equation*}
I_{C 2}=\frac{I_{C 5}}{1+e^{V_{1} / V_{T}}} \quad\left[\mathrm{I}_{\mathrm{C}} \text { is emitter current of pair } \mathrm{Q}_{1} \text { and } \mathrm{Q}_{2}\right] \tag{6}
\end{equation*}
$$

$\rightarrow$ Substituting the values of $\mathrm{I}_{\mathrm{C} 5}$ and $\mathrm{I}_{\mathrm{C} 6}$ from eqns. (5) and (6) in equations (1), (2), (3) and (4), we get,

$$
\begin{align*}
& I_{C 1}=\frac{I_{E E}}{\left[1+e^{\left.-V_{1} / V_{T}\right]\left[1+e^{-V_{2} / V_{T}}\right]}\right.}-  \tag{7}\\
& I_{C 2}=\frac{I_{E E}}{\left[1+e^{\left.V_{1} / V_{T}\right]}\right]\left[1+e^{\left.-V_{2} / V_{T}\right]}\right.}  \tag{8}\\
& I_{C 3}=\frac{I_{E E}}{\left[1+e^{\left.V_{1} / V_{T}\right]\left[1+e^{V_{2} / V_{T}}\right]}\right.}  \tag{9}\\
& I_{C 4}=\frac{I_{E E}}{\left[1+e^{\left.-V_{1} / V_{T} T\right]\left[1+e^{V_{2} / V_{T}}\right]}\right.} \tag{10}
\end{align*}
$$

$\rightarrow$ The differential output current $\Delta \mathrm{I}$ is given as,

$$
\Delta \mathrm{I}=\mathrm{I}_{\mathrm{L} 1}-\mathrm{I}_{\mathrm{L} 2}
$$

Where, $\mathrm{I}_{\mathrm{L} 1}=\mathrm{I}_{\mathrm{C} 1}+\mathrm{I}_{\mathrm{C} 3}$ and $\mathrm{I}_{\mathrm{L} 2}=\mathrm{I}_{\mathrm{C} 2}+\mathrm{I}_{\mathrm{C} 4}$ from the figure

$$
\begin{gather*}
\therefore \Delta I=\left(I_{C 1}+I_{C 3}\right)-\left(I_{C 2}+I_{C 4}\right) \\
{[\mathrm{or}]} \tag{11}
\end{gather*}
$$

$\Delta I=\left(I_{C 1}+I_{C 4}\right)-\left(I_{C 2}+I_{3}\right)$
$\rightarrow$ Substitute the equation (7) to (10) in (11) and taking exponential terms as hyperbolic tangent functions, we get

$$
\therefore \Delta I=I_{E E}\left[\tanh \left(\frac{V_{1}}{2 V_{T}}\right) \tanh \left(\frac{V_{2}}{2 V_{T}}\right)\right]
$$

$\rightarrow$ Thus the differential output $\Delta \mathrm{I}$ is the product of the hyperbolic tangent of two input voltages $V_{1}$ and $V_{2}$.
$\rightarrow$ The output voltage $\mathrm{V}_{0}$ can be obtained from $\Delta \mathrm{I}$ by using two equal value resistors R connected to $\mathrm{V}_{\mathrm{CC}}$ and sending current $\mathrm{I}_{\mathrm{L} 1}=\left(\mathrm{I}_{\mathrm{C} 1}+\mathrm{I}_{\mathrm{C} 3}\right)$ through one resistor and $\mathrm{I}_{\mathrm{L} 2}=\left(\mathrm{I}_{\mathrm{C} 2}+\right.$ $\left.I_{C 4}\right)$ through other resistor.

## Analysis 2

$\rightarrow$ The emitter currents of stage 1 and 2 are the collector currents of stage 3 (IC5 and $I_{C 6}$ in the figure).
$\rightarrow$ The current relationships are

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{C} 1}+\mathrm{I}_{\mathrm{C} 2}=\mathrm{I}_{\mathrm{C} 5} \\
& \mathrm{I}_{\mathrm{C} 3}+\mathrm{I}_{\mathrm{C} 4}=\mathrm{I}_{\mathrm{C} 6} \\
& \mathrm{I}_{\mathrm{C} 5}+\mathrm{I}_{\mathrm{C} 6}=\mathrm{I}_{\mathrm{EE}}
\end{aligned}
$$

$\rightarrow$ Assume that $\left|V_{1}\right|$ and $\left|V_{2}\right| \ll V_{T}$ and current imbalance is given by
$\mathrm{I}_{\mathrm{C} 1}-\mathrm{I}_{\mathrm{C} 2}=\left(\mathrm{gm}_{\mathrm{m}}\right)_{12} \mathrm{~V}_{1}$
$\mathrm{I}_{\mathrm{C} 3}-\mathrm{I}_{\mathrm{C} 4}=\left(\mathrm{gm}_{\mathrm{m}}\right)_{34} \mathrm{~V}_{1}$
Where, $\left(g_{m}\right)_{12}$ and $\left(g_{m}\right)_{34}$ are Trans conductance of pairs $Q_{1}-Q_{2} \& Q_{3}-Q_{4}$ respectively.
$\left(g_{m}\right)_{12}=\frac{I_{C 5}}{V_{T}}$
$\left(g_{m}\right)_{34}=\frac{I_{C 6}}{V_{T}}$

$$
\text { [In general, } g_{m}=\frac{I_{E}}{V_{T}} \text { in Transconductance technique] }
$$

$\rightarrow$ Here, $\mathrm{I}_{\mathrm{C} 5}$ and $\mathrm{I}_{\mathrm{C} 6}$ are nothing but emitter currents of stage 1 and stage 2 respectively. The differential output voltage $\mathrm{V}_{0}$ is
$\mathrm{V}_{0}=\mathrm{R}_{\mathrm{L}}\left[\left(\mathrm{I}_{\mathrm{C} 1}-\mathrm{I}_{\mathrm{C} 2}\right)-\left(\mathrm{I}_{\mathrm{C} 3}-\mathrm{I}_{\mathrm{C} 4}\right)\right]$
Substitute the equations (1) and (2) in (3), we get

$$
\begin{gather*}
\mathrm{V}_{0}=\mathrm{R}_{\mathrm{L}}\left[\left(\mathrm{~g}_{\mathrm{m}}\right)_{12} \mathrm{~V}_{1}-\left(\mathrm{g}_{\mathrm{m}}\right)_{34} \mathrm{~V}_{1}\right] \\
V_{0}=R_{L} V_{1}\left[\frac{I_{C 5}}{V_{T}}-\frac{I_{C 6}}{V_{T}}\right] \\
V_{0}=\frac{R_{L} V_{1}}{V_{T}}\left(I_{C 5}-I_{C 6}\right)-\cdots \cdots-\cdots \tag{4}
\end{gather*}
$$

If $R_{E}$ is chosen such that
$I_{C 5} R_{E} \gg V_{T} \& I_{C 6} R_{E} \gg V_{T}$ then,

$$
\begin{equation*}
I_{C 5}-I_{C 6}=\frac{V_{2}}{R_{E}}- \tag{5}
\end{equation*}
$$

Substitute eqn. (5) in (4)

$$
V_{0}=\frac{R_{L} V_{1}}{V_{T}}\left(\frac{V_{2}}{R_{E}}\right)
$$

Rearranging we get

$$
V_{0}=\left(V_{1} V_{2}\right) \frac{R_{L}}{V_{T} R_{E}}
$$

$$
\mathrm{V}_{0}=\mathrm{K} \mathrm{~V}_{1} \mathrm{~V}_{2}
$$

Where $K=\frac{R_{L}}{V_{T} R_{E}}$ is the scaling factor.
$\rightarrow$ Thus the output voltage $\mathrm{V}_{0}$ is the product of two input voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ multiplied by scaling factor k .

## Applications

* Used in most of the IC multipliers as a four quadrant cell.
* Used as modulators or mixers in communication circuits
* Used in signal processors.
* Used as detectors or demodulators to recover low frequency signals
* Used as phase detectors.
* Used as frequency doubler, squarer, square rooter, divider, etc.

17. with a neat diagram, explain the variable Trans conductance technique in analog multiplier and give its output equation. [April/May 2010][May/June 2009, 2018] [13].
$\rightarrow$ The following figure shows the differential stage used for variable Transconductance technique.
$\rightarrow$ The principle of operation is the dependence of transistor Transconductance on the emitter current bias applied.
$\rightarrow$ The emitter current bias is controlled by the second input voltage $V_{2} . Q_{1}$ and $Q_{2}$ in the circuit form the differential amplifier.


Figure 37: Variable trans conductance amplifier
$\rightarrow$ For very small differential voltage $\mathrm{V}_{1} \ll \mathrm{~V}_{\mathrm{T}}$ the output voltage is given as $\mathrm{V}_{0}=\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\mathrm{L}} \mathrm{V}_{1}$

Where, $g_{m}=\frac{I_{E}}{V_{T}}$ is the Trans conductance $\qquad$
$\rightarrow$ Note that $V_{0}$ depends on $g_{m}$ and $g_{m}$ depends on $I_{E}$. By changing $V_{2}, I_{E}$ changes, thereby $g_{m}$ changes. From the diagram,

$$
V_{2}=I_{E} R_{E}+V_{B E 3}
$$

$\rightarrow$ If $\mathrm{I}_{\mathrm{E}} \mathrm{R}_{\mathrm{E}} \gg \mathrm{V}_{\mathrm{BE} 3}$

$$
\begin{aligned}
& \mathrm{V}_{2}=\mathrm{I}_{\mathrm{E}} \mathrm{R}_{\mathrm{E}} \& \\
& \text { Thus } I_{E}=\frac{V_{2}}{R_{E}}
\end{aligned}
$$

Substitute $I_{E}$ in (2) and then $g_{m}$ in (1) we get
$V_{0}=\frac{V_{2}}{R_{E} V_{T}} \cdot R_{L} V_{1}$

Rearranging (3), we get
$V_{0}=\left(V_{1} \cdot V_{2}\right) \frac{R_{L}}{R_{E} V_{T}}$

$$
\text { Take } K=\frac{R_{L}}{R_{E} V_{T}}
$$

$\mathrm{V}_{0}=\mathrm{k} \mathrm{V}_{1} . \mathrm{V}_{2}$
$\&$ ' $k$ ' is the scaling factor.
$\rightarrow$ To improve linearity of the multiplier, exponential current voltage characteristics can be converted to linear characteristics as shown in the following figure.


Figure 38: Improved linearity of multiplier
$\rightarrow$ The two transistors $Q_{A} \& Q_{B}$ is a diode connected transistor and are driven by $I_{A} \& I_{B}, I_{1} \& I_{2}$ are related as

$$
\begin{equation*}
\frac{I_{1}}{I_{2}}=e^{\left(V_{1} / V_{2}\right)} \tag{4}
\end{equation*}
$$

And the net bias voltage V1 is logarithmic and given as

$$
V_{1}=V_{T} \ln \left(\frac{I_{B}}{I_{A}}\right)
$$

And substituting $\mathrm{V}_{1}$ in $\mathrm{I}_{1} / \mathrm{I}_{2}$ we get
$\frac{I_{1}}{I_{2}}=\frac{I_{B}}{I_{A}} ;$ Assuming that $\mathrm{V}_{\mathrm{T}}$ is very small.

## $\underline{\text { A four quadrant multiplier - complete circuit }}$

$\rightarrow$ As shown in figure, the complete circuit consists of voltage to current converters or current to voltage converters.
$\rightarrow$ The currents $\mathrm{I}_{9}$ and $\mathrm{I}_{10}$ through the emitters of $\mathrm{Q}_{7}$ and $\mathrm{Q}_{8}$ generate a voltage between two emitter terminals that is proportional to inverse hyperbolic tangent of $\mathrm{V}_{1}$.
$\rightarrow$ It uses Gilbert cell for four quadrant multiplication.


Figure 39: four quadrant multiplication using Gilbert multiplier

### 4.6 AD633 ANALOG MULTIPLIER ICS

## 18. Write short notes on Analog multiplier ICs (Monolithic multipliers).

There were several multiplier Ics available. Important Ics are AD 533, AD 534 \& AD 633.

### 4.6.1 AD 533

$\rightarrow$ Accepts input upto 1 MHZ with $1 \%$ error.

### 4.6.2 AD 534

$\rightarrow$ Provides maximum gain with error of $\pm 0.25 \%$.
$\rightarrow$ Also provides excellent stability upto 10 KHz and a flexible IC.

### 4.6.3AD 633

$\rightarrow$ This is a four quadrant analog multiplier.
$\rightarrow$ It has high input impedance, operates with voltage ranging from $\pm 8 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$.
$\rightarrow$ This IC needs no external components and calibration.
$\rightarrow$ The range of the two input signals is $\pm 10 \mathrm{~V}$.
$\rightarrow$ The pin diagram of AD 633 is shown in figure (b) and basic symbol of multiplier is shown in figure (a).

### 4.6.4 Symbol of a multiplier


(or)


Figure 40(a): symbol for multiplier
$\rightarrow$ The output voltage $\mathrm{V}_{0}=\mathrm{k} \mathrm{V}_{\mathrm{x}} \mathrm{V}_{\mathrm{y}}$ where k is selected as $K=\frac{1}{V_{\text {ref }}}=\frac{1}{10 \mathrm{~V}}$.
$\rightarrow$ The reference voltage $\mathrm{V}_{\text {ref }}$ is internally set to 10 V .
$\rightarrow$ The operating input voltage as can be $\mathrm{V}_{\mathrm{x}}=\mathrm{V}_{\mathrm{y}} \leq 10 \mathrm{~V}$ until then the multiplier do not saturate.
$\rightarrow$ The transfer characteristics of a four quadrant multiplier is shown in fig (b)
$\rightarrow$ The above characteristics diagram shows the output voltage for both positive and negative input voltages.
$\rightarrow$ The output voltage is positive when both inputs $\mathrm{V}_{\mathrm{x}}$ and $\mathrm{V}_{\mathrm{y}}$ are positive (or) negative.
$\rightarrow$ The output is negative if any one input is $\left(\mathrm{V}_{\mathrm{x}}\right.$ or $\left.\mathrm{V}_{\mathrm{y}}\right)$ is negative.
$\rightarrow$ The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity gain connected output amplifier with an accessible summing node.


## Fig 40(b) Transfer characteristics

$\rightarrow$ The differential X and Y inputs are converted to differential currents by voltage-to-current converters.
$\rightarrow$ The product of these currents is generated by the multiplying core.
$\rightarrow$ A buried Zener reference provides an overall scale factor of 10 V . The sum of $(\mathrm{X} \times \mathrm{Y}) / 10+$ Z are then applied to the output amplifier.
$\rightarrow$ The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computation functions.

### 4.6.5 APPLICATIONS

The AD633 is well suited for such applications as,
$>$ Modulation
$>$ Demodulation
$>$ Automatic gain control
$>$ Power measurement
$>$ Voltage controlled amplifiers
$>$ Frequency doublers
19. Discuss in detail the various applications of multiplier ICs. [May/June 2014][May/June 2012][April/May 2011].

### 4.6.5.1 Voltage Squarer

$\rightarrow$ The simplest application of multiplier is voltage squarer.
$\rightarrow$ When both inputs of multiplier tied together and applied with same input then, the resulting application is voltage squarer.
Inputs $V_{x}=V_{y}=V_{i}$
Output $\mathrm{V}_{\mathrm{o}}=\mathrm{k} \mathrm{V}_{\mathrm{x}} \mathrm{V}_{\mathrm{y}}$

$$
\begin{aligned}
& =\mathrm{k} \cdot \mathrm{~V}_{\mathrm{i}}{ }^{2} \\
& \qquad=\frac{1}{V_{\text {ref }}} \cdot V_{i}^{2}\left[K=\frac{1}{V_{\text {ref }}}, \text { the scaling factor }\right]
\end{aligned}
$$

$$
V_{0}=\frac{V_{i}^{2}}{V_{r e f}}
$$



Figure 41: Voltage squarer
The above figure shows the voltage squarer using multiplier.

### 4.6.5.2 Frequency Doubler

$\rightarrow$ The circuit diagram in fig (a) and the waveform diagram in fig (b) and expressions for a frequency doubler are given.
$\rightarrow$ In this input signal $V i=5 \sin 2 \pi(10,000) t ; \mathrm{A}_{\mathrm{v}}=5 \mathrm{~V}$ is the peak amplitude and 10 k is the frequency in Hertz.
$\rightarrow$ According to output voltage expression and substituting $\mathrm{A}_{\mathrm{v}}$ and $\mathrm{f}, \mathrm{V}_{0}$ is given as

$$
\begin{aligned}
V_{0} & =\frac{A_{V}^{2}}{20}(1-\cos 4 \pi f t) \\
& =\frac{(5)^{2}}{20}(1-\cos 4 \pi(10 K) t)
\end{aligned}
$$

$\mathrm{V}_{0}=1.25-1.25 \cos 2 \pi(20000) \mathrm{t}$


Figure 42: Frequency doubler

$$
\begin{aligned}
V_{0}=\frac{A_{V} \sin 2 \pi f t X A_{V} \sin 2 \pi f t}{10} & \\
= & \frac{A_{V}^{2}}{10} \sin ^{2}(2 \pi f t) \\
V_{0}= & \frac{A_{V}^{2}}{20}(1-\cos 4 \pi f t)
\end{aligned}
$$

$\rightarrow$ This input voltage $\mathrm{V}_{0}$ is passed to a HPF to take ac term alone.
$\rightarrow$ The first term 1.25 V represents the peak level of dc component and second term is the ac component.
$\rightarrow$ The shape of the signal changes in the output from sine to cosine and note the amplitude of output decreases and frequency is doubled from 10 KHz to 20 KHz .

### 4.6.5.3 Voltage Divider

$\rightarrow$ Voltage divider can be implemented by connecting a multiplier in the feedback loop of an op-amp as shown here in figure below.
$\mathrm{V}_{\text {num }}$ is the numerator voltage and $\mathrm{V}_{\text {den }}$ is the denominator voltage.
$\rightarrow$ Note that node ' $a$ ' is at virtual ground and other end of $R_{c}$ is physically grounded.
From the diagram,
$\mathrm{i}_{1}+\mathrm{i}_{2}=0$ and substituting $i_{1}=\frac{V_{\text {num }}}{R} ; i_{2}=\frac{V_{o m}}{R}$

$$
\frac{V_{n u m}}{R}+\frac{V_{o m}}{R}=0
$$

$\& V_{\text {om }}=k V_{O A} V_{\text {den }}=-V_{\text {num }}$
[Where $\mathrm{V}_{\text {om }}$ is output of multiplier with two inputs $\mathrm{V}_{\mathrm{OA}}$ and $\mathrm{V}_{\text {den }}$ ]

$$
V_{O A}=\frac{-V_{\text {num }}}{K V_{\text {den }}}
$$

K is the scale factor. Thus output $\mathrm{V}_{\mathrm{OA}}$ from op-amp is the divided voltage.


Figure 43: Voltage divider

### 4.6.5.4 Square rooter

$\rightarrow$ The figure of divider circuit can be used as square rooter by connecting both inputs of the multiplier to the output of op-amp.
$\mathrm{V}_{\mathrm{num}}=\mathrm{k} \mathrm{V}_{\mathrm{OA}} \mathrm{V}_{\text {den }}$
$\& \mathrm{~V}_{\mathrm{OA}} \& \mathrm{~V}_{\mathrm{den}}$ are tied together we get,

$$
\begin{gathered}
\mathrm{V}_{\mathrm{OA}}=\mathrm{V}_{\mathrm{den}}=\mathrm{V}_{0} \quad\left[\mathrm{~V}_{0} \text { is a common name assumed }\right] \\
\because V_{\text {num }}=K V_{0}^{2} ;
\end{gathered}
$$

Take $\mathrm{k}=\frac{1}{10}$ as scaling factor.

$$
\begin{aligned}
& V_{0}^{2}=10 \mathrm{~V}_{\text {num }} \\
& \quad V_{0}=\sqrt{10\left|V_{\text {num }}\right|}
\end{aligned}
$$

$\rightarrow$ Thus the output voltage is proportional to square root of $\mathrm{V}_{\mathrm{num}}$ applied to inverting terminal of op-amp.

### 4.6.5.5 Phase angle detector

$\rightarrow$ The figure (a) shows the circuit and the figure (b) shows the input and output waveforms of phase angle detector using a multiplier.


Figure 44: Phase angle detector
$\rightarrow$ Two sine waves with same frequency are applied to multiplier.
$\rightarrow$ They have different phase angles. The connection shown above in multiplier IC can be used to detect the phase angle difference between two input signals.
Using $\sin \mathrm{A} \sin \mathrm{B}=\frac{1}{2}(\cos (A-B)-\cos (A-B))$
$[\operatorname{Sin}(2 \pi \mathrm{ft}+\theta)][\operatorname{Sin}(2 \pi \mathrm{ft})]=\frac{1}{2}[\operatorname{Cos} \theta-\cos (4 \pi f t+\theta)]$

$$
=\frac{1}{2}[\mathrm{dc}-\mathrm{ac} \text { frequency term }]
$$

$\rightarrow$ The output of multiplier is passed to a LPF which provides $\frac{1}{2} \mathrm{dc}$ as output. That is, $\frac{1}{2} \cos \theta$.

$$
\begin{aligned}
& \therefore V_{O(d c)}=\frac{V_{x p} V_{y p}}{10}\left(\frac{1}{2} \cos \theta\right) \\
& \therefore V_{O(d c)}=\frac{V_{x p} V_{y p}}{20}(\cos \theta)
\end{aligned}
$$

$\rightarrow$ The product $\mathrm{V}_{\mathrm{xp}} \mathrm{V}_{\mathrm{yp}}$ is made to 20. So that output voltage is proportional to $\theta$ and the phase angle difference between two sinusoidal input voltages applied.



## UNIT IV

## SPECIAL ICs (Two Marks)

1. Name a few applications of an analog multiplier. [Nov/Dec 2009] [Apr/May 2017, 2018]

Applications of analog multiplier are:

* Frequency doubling.
* Frequency shifting.
* Phase angle detection.
* Squaring.
* Multiplication.
* Division.
* Waveform generation.


## 2. Define pull time of PLL.

Pull time of a PLL is defined as the total time taken by the PLL to establish lock.
3. What are the functional blocks of PLL? [April/May 2010]

The functional blocks of PLL are

> Comparator
> Low pass filter.
> Error amplifier.
> Voltage controlled oscillator.
4. Draw the functional block diagram of a PLL.

5. Draw circuit diagram of an AM detector using PLL. [May/June 2009]

6. Mention a few applications of PLL. [Nov/Dec 2009] Nov/Dec 2019

The applications of PLL are:

* Frequency multiplication.
* Frequency division.
* AM detection.
* FM detection.
* FSK demodulator.
* Frequency translation.

7. Give the schematic symbol of multiplier.
$15 \mathrm{~V}-15 \mathrm{~V}$


## 8. Define multiplier.

$\rightarrow$ The multipliers are defined as circuits used for multiplying two applied signals.
$\rightarrow$ Apart from this, multipliers can be used for phase angle detection, frequency doubling and shifting and for demonstrating the principle of amplitude modulation and demodulation.
9. Give the classification of multiplier.

The classifications of multipliers are:

* One-quadrant multiplier.
* Two- quadrant multiplier.
* Three - quadrant multiplier.
* Four- quadrant multiplier.

10. List the characteristics of multipliers.

The characteristics of multipliers are:

* Bandwidth.
* Feed through.
* Zero train.
* Quadrant.
* Scale factor.
* Scale-factor train.
* Accuracy.
* Linearity.


## 11. What is a trans-conductance multiplier?

* Log-amps require the input and reference voltages to be of the same polarity.
* This restricts log-antilog multipliers to one quadrant operation.
* A technique that provides four quadrant multiplication is called trans-conductance multiplier.

12. What is four quadrant multiplier?

* If both inputs are positive, the IC is said to be a one-quadrant multiplier.
* A two- quadrant multiplier will function properly if one input is held positive and the other is allowed to swing both positive and negative.
* If both inputs are either positive or negative, the IC is called a four quadrant multiplier.


## 13. List the various multiplier techniques.

The various multiplier techniques are:

* Logarithmic multipliers
* Quarter square multipliers
* Pulse width/height modulation multipliers
* Variable trans-conductance multipliers.

14. What is the range of modulating input voltage applied to a voltage controlled oscillator?

The modulating input voltage ranges from 0.75 Vcc to Vcc.
15. Define VCO.

* The VCO is a free running multivibrator and operates at a set frequency called free running frequency.
* This frequency is determined by an external timing capacitor and an external resistor.

16. List the features of VCO.

The features of VCO are:

* Wide supply voltage range from 10 V to 24 V .
* Very linear modulation characteristics.
* High temperature stability.
* Excellent power supply rejection.
* 10 to 1 frequency range with fixed C.
* The frequency can be controlled by means of a control voltage resistor or capacitor.


## 17. Give the applications of VCO.

The applications of VCO are:

* FM modulation.
* Signal generation(triangular or square wave)
* Function generation.
* In frequency multipliers.
* Converting low frequency signals such as EEG and ECG into audio frequency range signals.


## 18. What are the different stages of operation in a PLL?

The different stages of operation in a PLL are,

* Free running range.
* Capture range.
* Locked or tracking range.

19. Define lock-in range [April/May 2008, 2018] [Nov/Dec 2015]

The range of frequency over which the PLL can maintain lock with the incoming signal is called the lock-in range.
20. What is meant by capture range of PLL? [April/May 2008, 2018] [Nov/Dec 2015]

The range of frequency over which the PLL can acquire lock with an input signal is called capture range.
21. Give the types of analog phase detectors and digital phase detectors.

The types of analog phase detectors are as follows:

* Switch type phase detector.
* Balanced modulator type phase detector.

The types of digital phase detectors are as follows:

* X-OR phase detector.
* Flip-flop phase detectors.

22. List the advantages of flip-flop type phase detector over EX-OR phase detector. The flip flop phase detector has the following advantages over the EX-OR circuit:

* The dc output voltage is linear over $2 \pi$ radians or $360^{\circ}$, as opposed to $\pi$ or
$180^{\circ}$ in the case of EX-OR detector.
* The flip-flop detector exhibits between capture, tracking, and locking characteristics than the EX-OR detector.
* The RS flip-flop works best with low duty cycle(50\%) input waveform. However both the types of detectors are sensitive to harmonics of the input signal and change in duty cycle of $f_{i}$ and $f_{0}$.

23. What should be the phase difference between the input signal and voltage controlled oscillator output to active lock?

Input signal and voltage controlled oscillator should be $90^{\circ}$ out of phase with each other.
24. Define amplitude modulation. [April/May 2005]

The amplitude of a high frequency carrier wave is varied in accordance with the message signal (input signal) and this process is called modulation.

## 25. Define demodulation.

Demodulation or detection is the process of recovering a modulating signal $\mathrm{E}_{\mathrm{m}}$ from the modulated output voltage $\mathrm{V}_{\mathrm{o}}$.
26. What is the need for amplitude modulation?

The need for amplitude modulation is:

* Low frequency audio or data signals cannot be transmitted from antenna of reasonable size.
* Changing or modulating some characteristics of higher frequency carrier wave can transmit audio signals.
* Changing the frequency of the carrier is changed in proportion to the audio signal, the process is called amplitude modulation (AM).
* Changing the frequency or the phase angle of the carrier wave results in frequency modulation (FM) and phase angle modulation (PM) respectively.
* The original audio signal must be recovered by a process called demodulation or detection.

27. Define FSK techniques. [Nov/Dec 2009]

* During digital data transmission, binary code is transmitted by shifting a carrier frequency between two frequencies.
* This type of transmission is called frequency shift keying technique.

28. A PLL has a free running frequency of 500 kHz and bandwidth of the low pass filter is $\mathbf{1 0} \mathbf{~ k H z}$. Will the loop acquire lock for an input signal of 600 kHz ? Justify your answer. Assume that the phase detector produces 50 m and difference frequency components.

The phase detector output

$$
\begin{aligned}
\mathrm{f}_{\mathrm{i}}+\mathrm{fc} & =600 \mathrm{kHz}+500 \mathrm{kHz} \\
& =1100 \mathrm{kHz} \\
\mathrm{f}_{\mathrm{i}}-\mathrm{fc} & =600 \mathrm{kHz}+500 \mathrm{kHz} \\
& =100 \mathrm{kHz}
\end{aligned}
$$

As both the components are outside the pass band of low pass filter, the loop will not acquire lock.
29. What is modulation?

Some characteristics of the carrier wave change in accordance with the instantaneous value of a incoming signal or modulating signal.
30. Give the advantages of variable Transconductance technique.

The advantages of variable Transconductance technique are,

* Good accuracy.
* Economical.
* Simple to integrate into monolithic chip.
* Higher bandwidth.


## 31. What is companding?

$\rightarrow$ The combination of words compression and expanding in a communication system is called companding.
$\rightarrow$ The compression is done in the transmitter and expanding is done in the receiver.

## 32. What is the purpose of companding?

The purpose of companding is to preserve the signal to noise ratio of the original signal and to avoid nonlinear distortion of the signal when the input amplitude is large.

## 33. Define scale factor of multiplier.

Scale factor is proportionally constant (k) relating the output voltage and the product of two input voltage.

$$
\mathrm{k}=\left(\mathrm{V}_{\mathrm{o}} / \mathrm{V}_{1} \mathrm{~V}_{2}\right) .
$$

34. Name two applications of PLL. [May 2004]

Some of the applications of PLL are,

* Frequency multiplier.
* Frequency shift keying (FSK) demodulator.
* Frequency translation.
* Frequency synthesizer.
* AM detection.
* FM detection.

35. What is an OTA?

An OTA (Operational Transconductance amplifier) is a voltage-input current output amplifier.
36. What is missing pulse detector?

The IC 555 timer can able to detect the missing pulses in the trigger input pulses.
37. Give the output for missing pulse detector. [Apr/May 2019]

38. What is the need for frequency synthesizer? [May/June 2014]

* The frequency synthesizer is used to produce a large number of precise frequencies which are derived from a single reference source of frequency.
* The reference source usually is a crystal oscillator.

39. What are advantages of emitter coupled transistor pair? [April/ May 2011]

The advantages of emitter coupled transistor pair are,

* High current gain
* More stability
* Compact and easily implemented in IC

40. What is 555 timer?

The device 555 timer is a monolithic timing circuit that can produce accurate and highly stable time delays or oscillations. Like general purpose op- amps, the 555 timer is reliable, easy to use and economical.
41. List the modes of operation of 555 timer.

* As table mode of operation
* Mono stable mode of operation

42. List the important basic building blocks of 555 timer.

* A relaxation oscillator
* R-S flip- flop
* Two comparators
* Discharge transistors

43. Mention some areas where PLL is widely used.

* Radar synchronisation
* Satellite communication systems
* Air borne navigational system
* Com
* puters

44. Give the classification of phase detector.

* Analog phase detector
* Digital phase detector


## 45. Define pull- in time.

The total time taken by the PLL to establish lock is called pull- in time. It depends on the initial phase and frequency difference between the two signals as well as on the overall loop gain and loop filter characteristics.
46. Determine the frequency of oscillations, if the duty cycle $\mathrm{D}-\mathbf{2 0 \%}$ and the ON period $\mathrm{T}_{\text {on }}$ =2ms. [Apr/May 2019]
$\% \mathrm{D}=\mathrm{W} / \mathrm{TX} 100 \%$
$\mathrm{W}=\mathbf{T} \mathbf{O N}=2 \mathrm{~ms}$
D=20\%
Frequency of oscillation $f=1 / T$

$$
\begin{aligned}
& =1 / 0.693\left(\mathrm{R}_{\mathrm{A}}+2 \mathrm{R}_{\mathrm{B}}\right) \mathrm{C} \\
& =1.44 /\left(\mathrm{R}_{\mathrm{A}}+2 \mathrm{R}_{\mathrm{B}}\right) \cdot \mathrm{C}
\end{aligned}
$$

47. What is Astable Multivibrator? Nov/Dec 2019

The Astable Multivibrator has no stable state, and the trigger is not required to change the state, hence free running.
48. In a Monostable Multivibrator using 555 timer, the components values are $\mathrm{RA}=\mathbf{5 . 6} \boldsymbol{\Omega}$ and $\mathrm{C}=0.068 \boldsymbol{\mu}$ F. Find the pulse width period T. Nov/Dec 2019
$\mathrm{RA}=5.6 \Omega ; \mathrm{C}=0.068 \mu \mathrm{~F}$
$\mathrm{T}=1.1 \mathrm{RC}$ (Seconds)
$\mathrm{T}=1.1 \times 5.6 \Omega \times 0.068 \mu \mathrm{~F}$
$\mathrm{T}=0.42$

## UNIT - V

## APPLICATION ICs

AD623 Instrumentation Amplifier and its application as load cell weight measurement - IC voltage regulators - LM78XX - LM79XX - Fixed voltage regulators its application as Linear power supply - LM317, 723 Variability voltage regulators, switching regulator - SMPS - ICL 8038 function generator IC.

### 5.1 AD623 INSTRUMENTATION AMPLIFIER AND ITS APPLICATION AS LOAD CELL WEIGHT MEASUREMENT

## 1. Explain in detail about AD623 instrumentation amplifier.

The AD623 is an instrumentation amplifier based on the three op-amp in-amp circuit, modified to assure operation on either single or dual power supplies, even at common-mode voltages at or even below the negative supply rail (or below "ground" in single supply operation).
5.1.1 Features:
$>$ Rail-to-rail output voltage swing
$>$ Low supply current
$>$ Micro SOIC packaging
> Low input and output voltage offset
> Microvolt/dc offset level drift
$>$ High common-mode rejection
$>$ Only one external resistor to set the gain.


Figure 1: AD623 Simplified Schematic
$\rightarrow$ The input signal is applied to PNP transistors acting as voltage buffers and dc level-shifters A resistor trimmed to within $0.1 \%$ of $50 \mathrm{k} \Omega$ in each amplifiers' (A1 and A2) feedback path assures accurate gain programmability.
$\rightarrow$ The differential output is:

$$
V_{O}=\left(1+\frac{100 k \Omega}{R_{G}}\right)+V_{C}
$$

where $R G$ is in $k \Omega$.
$\rightarrow$ The differential voltage is then converted to a single ended voltage using the output difference amplifier, which also rejects any common-mode signal at the output of the input amplifiers.
$\rightarrow$ Since all the amplifiers can swing to either supply rail, as well as have their common mode range extended to below the negative supply rail, the range over which the AD623 can operate is further enhanced.
$\rightarrow$ Note that the base currents of Q1 and Q2 flow directly "out" of the input terminals, unlike dual supply input current compensated in-amps such as the AD620.
$\rightarrow$ Since the inputs (i.e., the bases of Q1 and Q2) can operate at "ground" i.e., 0 V (or, more correctly, at 200 mV below ground), it was not possible to provide input current compensation for the AD623.
$\rightarrow$ However, the input bias current of the AD623 is still very small: only 25 nA max.
$\rightarrow$ The output voltage at Pin 6 is measured with respect to the "reference" potential at Pin 5. The impedance of the reference pin is $100 \mathrm{k} \Omega$.
$\rightarrow$ Internal ESD clamping diodes allow the input, reference, output, and gain terminals of the AD623 to safely withstand over voltages of 0.3 V above or below the supplies.
$\rightarrow$ This is true for all gains, and with power on or off.
$\rightarrow$ If the overvoltage is expected to exceed this value, the current through these diodes should be limited to 10 mA , using external current limiting resistors.
$\rightarrow$ The value of these resistors is defined by the in-amp's noise level, the supply voltage, and the required overvoltage protection needed.
$\rightarrow$ The bandwidth of the AD623 is reduced as the gain is increased, since A1 and A2 are voltage feedback op-amp.
$\rightarrow$ However, even at higher gains, the AD623 still has enough bandwidth for many applications.
$\rightarrow$ Figure shows the gain vs. frequency of the AD623. The AD623 is laser- trimmed to achieve accurate gains using $0.1 \%$ to $1 \%$ tolerance resistors.


Figure 2: AD623 Closed-Loop Gain vs. Frequency

### 5.2 IC VOLTAGE REGULATORS

### 5.2.1 Introduction to special function ICs

Special function ICs are used for special purpose or for particular application. In contrast, general purpose ICs finds applications in many areas. Example of general purpose ICs include op-amp, logic gate ICs, multipliers etc. some of the special function ICs and its purpose is listed here.
$>$ Function generator IC - 8038, XR 2206, 566 (VCO)
$>$ Timer IC - 555, XR 2240
> Monolithic IC voltage regulator - IC 7840, MC 3420, SG 1524
$>$ Three terminal voltage regulators (fixed or variable and positive or negative) -78 XX , 79XX, LM317, LM337, LM2577
$>$ General purpose voltage regulator - LM 723, MC 1723
$>$ Switched capacitor filter IC - MF 5, MF 10, FLT - U2
$>$ Frequency to voltage (or) voltage to frequency converters - VFC 32, IC 9400
$>$ Audio power amplifier - LM 380, ICH 8510, LM 337, $\mu$ A 706, TDA 2002, LM 379
$>$ Video power amplifier - IC 733, 3040, MC 1550
$>$ Isolation amplifier - ISO 100
$>$ Opto couplers - TLP series, MOC series, MCT2E
> Fiber optic IC - IOM - chip, LASER DRIVER 3738 IC
2. What do you mean by the fixed voltage and variable voltage regulator? List its various applications. (13) [Nov/Dec 2016]
(or)
Explain the working principle of basic linear voltage regulator using op- amp. (May 2018) (7)
$\rightarrow$ All electronic circuits need a dc power supply for their operation.
$\rightarrow$ To obtain this dc voltage from 230 V ac mains supply, we need to use rectifier.
$\rightarrow$ Therefore the filters are used to obtain a -steadyll dc voltage from the pulsating one.
$\rightarrow$ The filtered dc voltage is then applied to a regulator which will try to keep the dc output voltage constant in the event of voltage fluctuations or load variation.
$\rightarrow$ We know the combination of rectifier \& filter can produce a dc voltage.
$\rightarrow$ But the problem with this type of dc power supply is that its output voltage will not remain constant in the event of fluctuations in an ac input or changes in the load current(IL).
$\rightarrow$ The output of unregulated power supply is connected at the input of voltage regulator circuit.
$\rightarrow$ The voltage regulator is a specially designed circuit to keep the output voltage constant.
$\rightarrow$ It does not remain exactly constant. It changes slightly due to changes in certain parameters.

### 5.2.2 Factors affecting the output voltage:

$\rightarrow \mathrm{I}_{\mathrm{L}}$ (Load Current)
$\rightarrow$ VIN (Input Voltage)
$\rightarrow$ T (Temperature)

### 5.2.3 IC Voltage Regulators:

$\rightarrow$ They are basically series regulators with all the basic blocks present inside the IC.
$\rightarrow$ Therefore it is easier to use IC voltage regulator instead of discrete voltage regulators.

### 5.2.4 Important features of IC Regulators:

$>$ Programmable output
$>$ Facility to boost the voltage/current
$>$ Internally provided short circuit current limiting
> Thermal shutdown
$>$ Floating operation to facilitate higher voltage output

### 5.2.5 Classifications of IC voltage regulators:

$\rightarrow$ IC voltage regulators are classified into following types,
$>$ Fixed positive and/or negative output voltage regulators
$>$ Adjustable positive and/or negative output voltage regulators
$>$ Switching regulators
$>$ Special regulators
$\rightarrow$ Fixed \& Adjustable output Voltage Regulators are known as Linear Regulator.
$\rightarrow$ A series pass transistor is used and it operates always in its active region.

### 5.2.6 Switching Regulator:

$\rightarrow$ Series Pass Transistor acts as a switch.
$\rightarrow$ The amount of power dissipation in it decreases considerably.
$\rightarrow$ Power saving result is higher efficiency compared to that of linear.

### 5.2.7 Adjustable Voltage Regulator:

Advantages of Adjustable Voltage Regulator over fixed voltage regulator are,
$\rightarrow$ Adjustable output voltage from 1.2 v to 57 v
$\rightarrow$ Output current 0.10 to 1.5 A
$\rightarrow$ Better load \& line regulation
$\rightarrow$ Improved overload protection
$\rightarrow$ Improved reliability under the $100 \%$ thermal overloading

### 5.3 Three terminal voltage regulators

### 5.3 Fixed voltage regulators with three terminals

### 5.3 78XX: (Positive voltage regulator)

3. Explain the fixed voltage regulator and its applications. Apr/ May 2019
(or)
Discuss with neat diagram, the working of IC 7805 regulator as
(i) Current source
(ii) Boosting regulator output current
(iii) IC 7805 regulator as current source. Nov/Dec 2019
$\rightarrow$ It is a three terminal positive voltage regulator with seven voltage options.
$\rightarrow$ These ICs are designed as fixed voltage regulators and with adequate heat sinking, can deliver current in excess of 1 A .
$\rightarrow$ External components can be used to obtain variable output.
$\rightarrow$ These ICs also have internal thermal overload protection and internal short-circuit current limiting.
$\rightarrow$ The prefix number ' 78 ' indicates the regulator is a positive voltage regulator and letters ' XX ' indicate the magnitude of output voltage.
$\rightarrow$ This is shown in table below.

Series of Possible output voltages [Apr/May2019]

| Device type | Output voltage(v) | Maximum input voltage(v) |
| :---: | :---: | :---: |
| 7805 | 5.0 |  |
| 7806 | 6.0 |  |
| 7808 | 8.0 |  |
| 7812 | 12.0 |  |
| 7815 | 15.0 |  |
| 7818 | 18.0 |  |
| 7824 | 24.0 | 40 |

The available packages are shown in fig (a) and (b).

### 5.3.1 Package types



Figure 3: Package types
$\rightarrow$ The application diagram of IC7800 series regulators are shown in figure below.
$\rightarrow$ Typical performance parameters for voltage regulators are line regulation, load regulation, temperature stability and ripple rejection.

### 5.3.2 Line or Input regulation

$\rightarrow$ It is defined as the change in output voltage for a change in input voltage and is usually expressed in mill volts or as a percentage of output voltage $\mathrm{V}_{0}$.

### 5.3.3 Load regulation

$\rightarrow$ It is defined as the change in output voltage for a change in load current and is also expressed in milli volts or as a percentage of V0. 7805 indicates $\mathrm{V} 0=+5 \mathrm{~V}$.
$\rightarrow 7800$ ICs can also be used as current sources. Example: 0.5A current source is shown in figure below.


Figure 4: Load regulator

### 5.4 79XX (Negative voltage regulator)

$\rightarrow$ It is a three terminal negative voltage regulator with nine voltage options.
$\rightarrow$ The two voltage extra options than in 78XX are -2 V and -5.2 V available in 79XX.
$\rightarrow$ The prefix ' 79 ' indicates negative and ' XX ' indicates the magnitude of output voltage. -Example: 7912 produces -12 V as regulated output voltage.
$\rightarrow$ The voltage options are shown in table below.

### 5.4.1 Series of possible output voltages [Apr/May2019]

| Device type | Output voltage(v) | Maximum input voltage(v) |
| :---: | :---: | :---: |
| 7902 | -2.0 |  |
| 7905 | -5.0 |  |
| 7905.2 | -5.2 |  |
| 7906 | -6.0 | -35 |
| 7908 | -8.0 |  |
| 7912 | -12.0 |  |
| 7915 | -15.0 |  |
| 7918 | -18.0 |  |
| 7924 | -24.0 | -40 |

$\rightarrow$ There were two popular packages available for 79XX as shown here in fig (a) and fig (b)

### 5.4.2 Package types


(a)

(D)

Figure 5: Package types
$\rightarrow$ 78XX and 79XX are mostly used as fixed output voltage regulators in most of the linear power supplies.

### 5.4.3 Three terminal adjustable voltage regulators

$\rightarrow$ Adjustable voltage regulators are single devices that satisfy many voltage requirements from 1.2 V to 57 V .
$\rightarrow$ They have the following advantages over fixed voltage regulators. T
$\rightarrow$ hey are improved system performance by having line and load regulation of a factor of 10 or better.
$\rightarrow$ Improved overload protection allows greater output current over operating temperature range.
$\rightarrow$ Improved system reliability with each device being subjected to $100 \%$ thermal limit burn-in.

### 5.5 Adjustable Positive Voltage Regulator (LM317):

$\rightarrow$ It is most popular and widely used general purpose adjustable voltage regulator.


Figure 6: LM 317- Voltage regulator
$\rightarrow$ LM317 series are adjustable 3 terminal positive voltage regulators. The three terminals are $\mathrm{V}_{\text {in }}, \mathrm{V}_{\text {out }} \&$ adjustment (ADJ).
$\rightarrow$ LM317 requires only 2 external resistors to set the output voltage.
$\rightarrow$ LM317 produces a voltage of 1.25 v between its output $\&$ adjustment terminals. This voltage is called as $\mathrm{V}_{\text {ref }}$.
$\rightarrow \mathrm{V}_{\text {ref }}$ (Reference Voltage) is a constant; hence current I1 flows through R1 will also be constant.
$\rightarrow$ Because resistor $\mathrm{R}_{1}$ sets current $\mathrm{I}_{1}$. It is called —current set or —program resistor.
$\rightarrow$ Resistor $\mathrm{R}_{2}$ is called as —Output set resistors, hence current through this resistor is the sum of $\mathrm{I}_{1} \& \mathrm{I}_{\mathrm{adj}}$
$\rightarrow$ LM317 is designed in such as that $\mathrm{I}_{\text {adj }}$ is very small \& constant with changes in line voltage \& load current.
$\rightarrow$ The output voltage $\mathrm{V}_{0}$ is, $\mathrm{V}_{0}=R_{1} I_{1}+\left(I_{1}+I_{\text {adj }}\right) R_{2}$
Where $I_{1}=V_{\text {ref }} / R_{1}$

$$
\begin{gather*}
V_{0}=\left(V_{\text {ref }} / R_{1}\right) R_{1}+V_{\text {ref }} / R_{1}+I_{a d j} R_{2} \\
=V_{\text {ref }}+\left(V_{\text {ref }} / R_{1}\right) R_{1}+I_{a d j} R_{2}+I_{a d j} R_{2} \\
\quad V_{0}=V_{r e f}\left[1+R_{2} / R_{1}\right]+I_{a d j} R_{2}- \tag{2}
\end{gather*}
$$

$$
\mathrm{R}_{1}=\text { Current }\left(\mathrm{I}_{1}\right) \text { set resistor }
$$

$$
\mathrm{R}_{2}=\text { output }(\mathrm{Vo}) \text { set resistor }
$$

$\rightarrow \mathrm{V}_{\text {ref }}=1.25 \mathrm{v}$ which is a constant voltage between output and ADJ terminals.
$\rightarrow$ Current $\mathrm{I}_{\text {adj }}$ is very small. Therefore the second term in (2) can be neglected.
$\rightarrow$ Thus the final expression for the output voltage is given by

$$
\begin{equation*}
V_{0}=1.25 V\left[1+R_{2} / R_{1}\right] \tag{3}
\end{equation*}
$$

Eqn (3) indicates that we can vary the output voltage by varying the resistance R2. The value of R1 is normally kept constant at 240 ohms for all practical applications.

### 5.5.1 Practical Regulator using LM317:



Figure 7: Practical voltage regulator
$\rightarrow$ If LM317 is far away from the input power supply, then $0.1 \mu \mathrm{f}$ disc type or $1 \mu \mathrm{f}$ tantalum capacitor should be used at the input of LM317.
$\rightarrow$ The output capacitor Co is optional. Co should be in the range of 1 to $1000 \mu \mathrm{f}$.
$\rightarrow$ The adjustment terminal is bypassed with a capacitor C 2 this will improve the ripple rejection ratio as high as 80 dB is obtainable at any output level.
$\rightarrow$ When the filter capacitor is used, it is necessary to use the protective diodes.
$\rightarrow$ These diodes do not allow the capacitor C2 to discharge through the low current point of the regulator.
$\rightarrow$ These diodes are required only for high output voltages (above 25 v ) \& for higher values of output capacitance $25 \mu \mathrm{f}$ and above.

### 5.6 IC 723 - GENERAL PURPOSE REGULATOR

4. Discuss in detail about general purpose regulator. (8) [Nov/Dec 2015] [May/June 2013] [May/June 2012]

## (or)

Elaborate with neat diagram, the working of IC 723 as low voltage and high voltage regulators. Nov/Dec 2019
$\rightarrow$ IC 723 is a monolithic general purpose voltage regulator used to produce variable output voltage with positive and negative polarity.
a. It overcomes the drawbacks present in three terminal voltage regulators.

### 5.6.1 Disadvantages of fixed voltage regulator:

$>$ Do not have the shot circuit protection
> Output voltage is not adjustable
These limitations can be overcomes in IC723.

### 5.6.2 Features of IC723:

$>$ Unregulated dc supply voltage at the input between $9.5 \mathrm{~V} \& 40 \mathrm{~V}$.
$>$ Adjustable regulated output voltage between 2 to 3 V .
$>$ Maximum load current of $150 \mathrm{~mA}\left(\mathrm{I}_{\mathrm{L} \max }=150 \mathrm{~mA}\right)$.
$>$ With the additional transistor used, $\mathrm{I}_{\mathrm{Lmax}}$ upto 10 A is obtainable.
$>$ Positive or Negative supply operation
> Internal Power dissipation of 800 mW .
$>$ Built in short circuit protection.
$>$ Very low temperature drift.
$>$ High ripple rejection.
$>$ The simplified functional block diagram can be divided in to 4 blocks.
$>$ Reference generating block
$>$ Error Amplifier
$>$ Series Pass transistor
$>$ Circuitry to limit the current

### 5.6.3 Reference Generating block:

$\rightarrow$ The temperature compensated Zener diode, constant current source \& voltage reference amplifier together from the reference generating block.
$\rightarrow$ The Zener diode is used to generate a fixed reference voltage internally.
$\rightarrow$ Constant current source will make the Zener diode to operate at affixed point \& it is applied to the Non - inverting terminal of error amplifier.
$\rightarrow$ The Unregulated input voltage $\pm$ Vcc is applied to the voltage reference amplifier as well as error amplifier.

### 5.6.4 Error Amplifier:

$\rightarrow$ Error amplifier is a high gain differential amplifier with 2 input (inverting \& Noninverting).
$\rightarrow$ The Non-inverting terminal is connected to the internally generated reference voltage.
$\rightarrow$ The Inverting terminal is connected to the full regulated output voltage.


Figure 8: Functional block diagram of IC723


Fig 9: Pin diagram of IC723

### 5.6.5 Series Pass Transistor:

$\rightarrow$ Q1 is the internal series pass transistor which is driven by the error amplifier.
$\rightarrow$ This transistor actually acts as a variable resistor \& regulates the output voltage.
$\rightarrow$ The collector of transistor Q1 is connected to the Un-regulated power supply.
$\rightarrow$ The maximum collector voltage of Q 1 is limited to 36 Volts .
$\rightarrow$ The maximum current which can be supplied by Q1 is 150 mA .

### 5.6.6 Circuitry to limit the current:

$\rightarrow$ The internal transistor Q2 is used for current sensing \& limiting.
$\rightarrow$ Q2 is normally OFF transistor.
$\rightarrow$ It turns ON when the IL exceeds a predetermined limit.
$\rightarrow$ Low voltage, Low current is capable of supplying load voltage which is equal to or between 2 to 7 Volts.

$$
\begin{aligned}
& \mathrm{V}_{\text {load }}=2 \text { to } 7 \mathrm{~V} \\
& \mathrm{I}_{\text {load }}=150 \mathrm{~mA}
\end{aligned}
$$

### 5.6.7 Applications of $\mathbf{7 2 3}$ voltage regulator

LM723 voltage regulator can be used as
$\rightarrow$ Low voltage regulator
$\rightarrow$ High voltage regulator
$\rightarrow$ Current booster


Fig10: Typical circuit connection diagram
$\rightarrow \mathrm{R}_{1} \& \mathrm{R}_{2}$ from a potential divider between $\mathrm{V}_{\text {ref }} \& G n d$.
a. The Voltage across $\mathrm{R}_{2}$ is connected to the Non - inverting terminal of the regulator IC.

$$
V_{n o n-i n v}=\frac{R_{2}}{R_{1}+R_{2}} V_{r e f}
$$

b. Gain of the internal error amplifier is large

$$
\mathrm{V}_{\mathrm{non}-\mathrm{inv}}=\mathrm{V}_{\mathrm{in}}
$$

c. Therefore the Vo is connected to the Inverting terminal through R3 \& RSC must also be equal to Vnon-inv

$$
V_{0}=V_{n o n-i n v}=\frac{R_{2}}{R_{1}+R_{2}} V_{r e f}
$$

d. R1 \& R2 can be in the range of $1 \mathrm{~K} \Omega$ to $10 \mathrm{~K} \Omega \&$ value of R 3 is given by

$$
R_{3}=\frac{R_{1} R_{2}}{R_{1}+R_{2}}
$$

e. $\mathrm{R}_{\text {sc }}$ (current sensing resistor) is connected between Cs \& CL. The voltage drop across Rsc is proportional to the $\mathrm{I}_{\mathrm{L}}$.
f. This resistor supplies the output voltage in the range of 2 to 7 volts, but the load current can be higher than 150 mA .
g. The current sourcing capacity is increased by including a transistor Q in the circuit.
h. The output voltage, $V_{0}=\frac{R_{2}}{R_{1}+R_{2}} V_{r e f}$

## IC723 as a HIGH voltage LOW Current:

i. This circuit is capable of supplying a regulated output voltage between the ranges of 7 to 37 volts with a maximum load current of 150 mA .
j. The Non - inverting terminal is now connected to $\mathrm{V}_{\text {ref }}$ through resistance $\mathrm{R}_{3}$.
k. The values of $R_{1} \& R_{2}$ are adjusted in order to get a voltage of $V_{\text {ref }}$ at the inverting terminal at the desired output.

$$
\begin{gathered}
V_{\text {in }}=V_{\text {ref }}=\frac{R_{2}}{R_{1}+R_{2}} V_{0} \\
V_{0}=\frac{R_{1}+R_{2}}{R_{2}} V_{\text {ref }} \\
V_{0}=\left[1+\frac{R_{1}}{r_{2}}\right] V_{\text {ref }}
\end{gathered}
$$

## IC723 as a HIGH voltage HIGH Current:



Fig 11: Typical circuit connection diagram

1. An external transistor Q is added in the circuit for high voltage low current regulator to improve its current sourcing capacity.
m . For this circuit the output voltage varies between $7 \& 37 \mathrm{~V}$.
n. Transistor $Q$ increase the current sourcing capacity thus $\mathrm{I}_{\mathrm{L}}(\mathrm{MAX})$ is greater than 150 mA .
o. The output voltage Vo is given by ,

$$
V_{0}=\left(R_{2} / R_{1}+R_{2}\right) V_{\text {ref }}
$$

$\rightarrow$ The value of $\mathrm{R}_{\mathrm{sc}}$ is given by $\mathrm{R}_{\mathrm{sc}}=\frac{0.6}{I_{\text {Limit }}}$

### 5.7 SWITCHING REGULATOR:

6. Discuss in detail about switching regulator. (8) [April/May 2018] [April/May2017][April/May 2015][April/May 2014][APR/MAY2019]
a. An example of general purpose regulator is Motorola's MC1723.
b. It can be used in many different ways, for example, as a fixed positive or negative output voltage regulator, variable regulator or switching regulator because of its flexibility.
c. To minimize the power dissipation during switching, the external transistor used must be a switching power transistor.
d. To improve the efficiency of a regulator, the series pass transistor is used as a switch rather than as a variable resistor as in the linear mode.
e. A regulator constructed to operate in this manner is called a series switching regulator.
f. In such regulators the series pass transistor is switched between cut off \& saturation at a high frequency which produces a pulse width modulated (PWM) square wave output.
g. This output is filtered through a low pass LC filter to produce an average dc output voltage.
h. Thus the output voltage is proportional to the pulse width and frequency.
i. The efficiency of a series switching regulator is independent of the input \& output differential \& can approach $95 \%$.


Fig 12: Basic Switching regulator

A basic switching regulator consists of 4 major components,
$>$ Voltage source $\mathrm{V}_{\text {in }}$
$>$ Switch S1
$>$ Pulse generator $\mathrm{V}_{\text {pulse }}$
$>$ Filter F1

## 1. Voltage Source Vin:

It may be any dc supply - a battery or an unregulated or a regulated voltage. The voltage source must satisfy the following requirements.
$\rightarrow$ It must supply the required output power \& the losses associated with the switching regulator.
$\rightarrow$ It must be large enough to supply sufficient dynamic range for line \& load regulations.
$\rightarrow$ It must be sufficiently high to meet the minimum requirement of the regulator system to be designed.
$\rightarrow$ It may be required to store energy for a specified amount of time during power failures.

## 2. Switch S1:

$\rightarrow$ It is typically a transistor or thyristor connected as a power switch \& is operated in the saturated mode.
$\rightarrow$ The pulse generator output alternately turns the switch ON \& OFF

## 3. Pulse generator $V$ pulse:

$\rightarrow$ It provides an asymmetrical square wave varying in either frequency or pulse width called frequency modulation or pulse width modulation respectively.
$\rightarrow$ The most effective frequency range for the pulse generator for optimum efficiency 20 KHz .
$\rightarrow$ This frequency is inaudible to the human ear \& also well within the switching speeds of most inexpensive transistors \& diodes.
$\rightarrow$ The duty cycle of the pulse wave form determines the relationship between the input \& output voltages.
$\rightarrow$ The duty cycle is the ratio of the on time ton, to the period T of the pulse waveform.

$$
\text { Duty cycle }=\frac{t_{o n}}{t_{o n}+t_{o f f}}
$$

$\rightarrow$ Switching regulator can operate in any of 3 modes.

$$
=\frac{t_{o n}}{T}=t_{o f f}
$$

Where ton = On-time of the pulse waveform

$$
\begin{aligned}
& \text { Toff }=\text { off-time of the pulse wave form } \\
& \mathrm{T}=\text { time period }=\text { ton }+ \text { toff } \\
& =1 / \text { frequency or }
\end{aligned}
$$

## $\mathrm{T}=1 / \mathrm{f}$

$\rightarrow$ Typical operating frequencies of switching regulator range from 10 to 50 kHz .
$\rightarrow$ Lower operating frequency improves efficiency \& reduce electrical noise, but require large filter components (inductors \& capacitors).

## 4. Filter F1:

$\rightarrow$ It converts the pulse waveform from the output of the switch into a dc voltage.
$\rightarrow$ Since this switching mechanism allows a conversion similar to transformers, the switching regulator is often referred to as a dc transformer.
$\rightarrow$ The output voltage $\mathrm{V}_{\mathrm{o}}$ of the switching regulator is a function of duty cycle \& the input voltage $\mathrm{V}_{\text {in }}$.
$\rightarrow$ Vo is expressed as follows,

$$
v_{0}=\frac{t_{o n}}{T} V_{i n}
$$

$\rightarrow$ This equation indicates that, if time period T is constant, Vo is directly proportional to the ON-time, ton for a given value of Vin.
$\rightarrow$ This method of changing the output voltage by varying ton is referred to as a pulse width modulation.
$\rightarrow$ Similarly, if ton is held constant, the output voltage Vo is inversely proportional to the period T or directly proportional to the frequency of the pulse waveform.
$\rightarrow$ This method of varying the output voltage is referred to as frequency modulation (FM).

$$
\begin{array}{ll}
* & \text { Step - Down } \\
* & \text { Step - Up } \\
* & \text { Polarity inverting }
\end{array}
$$

### 5.7.1 MONOLITHIC SWITCHING REGULATOR $\sqrt{2} A 78 S 40]:$

7. Explain in detail on monolithic switching regulator with necessary pin diagrams.
(or)
Explain the function of SMPS with neat waveforms and schema. (Apr/May 2019) (13 marks)
$\rightarrow$ The $\mu \mathrm{A} 78 \mathrm{~S} 40$ consists of a temperature compensated voltage reference, duty cycle controllable oscillator with an active current limit circuit, a high gain comparator, a highcurrent, high voltage output switch, a power switching diode \& an uncommitted op-amp.
$\rightarrow$ Important features of the $\mu \mathrm{A} 78 \mathrm{~S} 40$ switching regulators are:
$>$ Step up, down \& inverting operation
$>$ Operation from 2.5 to 40 V input
$>80 \mathrm{~dB}$ line \& load regulations
$>$ Output adjustable from 1.3 to 40 V
$>$ Peak current to 1.5 A without external resistors
> Variable frequency, variable duty cycle device
$\rightarrow$ The internal switching frequency is set by the timing capacitor CT, connected between pin 12 \& ground pin 11 . The initial duty cycle is 6:1.
$\rightarrow$ The switching frequency \& duty cycle can be modified by the current limit circuitry, $\mathrm{I}_{\mathrm{PK}}$ sense, pin14, 7 the comparator, pin $9 \& 10$.

## Comparator:

$\rightarrow$ The comparator modifies the OFF time of the output switch transistor Q1 \& Q2.
$\rightarrow$ In the step - up \& step down modes, the non-inverting input (pin9) of the comparator is connected to the voltage reference of 1.3 V (pin8) \& the inverting input (pin10) is connected to the output terminal via the voltage divider network.


Fig 13: Functional block diagram of $\boldsymbol{\mu} \mathbf{A 7 8 S 4 0}$


Fig 14: Pin Diagram
$\rightarrow$ In the Inverting mode the non - inverting input is connected to both the voltage reference
\& the output terminal through 2 resistors \& the inverting terminal is connected to ground.
$\rightarrow$ When the output voltage is correct, the comparator output is in high state $\&$ has no effect on the circuit operation.
$\rightarrow$ However, if the output is too high \& the voltage at the inverting terminal is higher than that at the non-inverting terminal, then the comparator output goes low.
$\rightarrow$ In the LOW state the comparator inhibits the turn on of the output switching transistors.
$\rightarrow$ This means that, as long as the comparator output is low, the system is in off time.
$\rightarrow$ As the output current rises or the output voltage falls, the off time of the system decreases.
$\rightarrow$ Consequently, as the output current nears its maximum Io (MAX), the off time approaches its minimum value.
$\rightarrow$ In all 3 modes (Step down, step up, Inverting), the current limit circuit is completed by connecting a sense resistor Rsc, between $\mathrm{I}_{\mathrm{PK}}$ sense $\& \mathrm{~V}_{\mathrm{cc}}$.
$\rightarrow$ The current limit circuit is activated when a 330 mV potential appears across Rsc.
$\rightarrow$ Rsc is selected such that 330 mV appears across it when the desired peak current IPK, flows through it.
$\rightarrow$ When the peak current is reached, the current limit circuit is turned on.
$\rightarrow$ The forward voltage drop, VD, across the internal power diode is used to determine the value of inductor $L$ off time \& efficiency of the switching regulator.
$\rightarrow$ Another important quantity used in the design of a switching regulator is the saturation voltage Vs
$\rightarrow$ In the step down mode a -output saturation volt is 1.1 V typical, 1.3 VMAX .
$\rightarrow$ In the step up mode a -Output saturation volt is 0.45 V typical, 0.7 maximum.

$$
R_{s c}=\frac{330 \mathrm{mV}}{\text { Desired Peak Current }}
$$

$\rightarrow$ The desired peak current value is reached; the current limiting circuit turns ON \& immediately terminates the ON time \& starts OFF time.
$\rightarrow$ As we increase $\mathrm{I}_{\mathrm{L}}$ (load current), $\mathrm{V}_{\text {out }}$ will decrease, to compensate for this, the ON time of the output is increased automatically.
$\rightarrow$ If the $\mathrm{I}_{\mathrm{L}}$ decreased then $\mathrm{V}_{\text {out }}$ increased, to compensate for this, the OFF time of the output is increased automatically.

### 5.7.2 Types of switching regulator

There are three types of switching regulator. They are:
$>$ Buck or step-down regulator $\left(\mathrm{V}_{0}<\mathrm{V}_{\mathrm{i}}\right)$
$>$ Boost or step-up regulator $\left(\mathrm{V}_{\mathrm{o}}>\mathrm{V}_{\mathrm{i}}\right)$
$>$ Buck-Boost or inverter regulator or fly back regulator $\left(\mathrm{V}_{0}=-\mathrm{V}_{\mathrm{i}}\right)$

## (i) Buck or Step - Down Switching Regulator:

$\rightarrow$ This regulator, produces a dc output voltage lower than its input voltage.
$\rightarrow \mathrm{C}_{\mathrm{T}}$ is the timing capacitor which decides the switching frequency.
$\rightarrow$ Rsc is the current sensing resistance. Its value is given by

$$
R_{s c}=\frac{330 \mathrm{mV}}{\text { Desired Peak Current }}
$$

$\rightarrow$ The Non-inverting terminal of the internal op-amp(pin9) is connected to the 1.3 V reference (pin8).
$\rightarrow$ Resistances R1 \& R2 from a potential divider, across the output voltage Vo.
$\rightarrow$ Their value should be such that the potential at the inverting input of the op-amp should be equal to 1.3 V ref when Vo is at its desired level.

$$
V_{(-)}=1.3 \mathrm{~V}=\frac{R_{2}}{R_{1}+R_{2}} V_{0}
$$



Figure 6. Step-Down Converter

Figure 15: Step down converter
(ii) Boost or Step - Up Switching Regulator:
$\rightarrow$ Note that inductor is connected between the collectors of Q1 \& Q2.
$\rightarrow$ When Q1 is ON, the output is shorted \& the collector current of Q1 flows through L.
$\rightarrow$ The diode D1 is reverse biased \& Co supplies the load current.
$\rightarrow$ The inductor stores the energy. When the Q1 is turned OFF, there is a self induced emf that appears across the inductor with polarities.
$\rightarrow$ The output voltage is given by,
$V_{o}=V_{\text {in }}+V_{L}$
$\rightarrow$ Hence it will be always higher than $\mathrm{V}_{\text {in }} \&$ step up operation is achieved.


Figure 16: Step- up converter
(iii) Inverting Switching Regulator:

Inverting switching regulator converts a positive input voltage into a negative output voltage which is higher in magnitude.


Figure 17: Inverting switching regulator

### 5.8 FUNCTION GENERATOR IC 8038:

8. Discuss in detail on the function generator IC 8038. (13) [April/May 2017][Nov/Dec 2016][April/May 2015][April/May 2011]

With neat figures explain the design of a circuit for performing (i) square wave generation (ii) sweep signal conversion (iii) clamped signal output [Apr/May 2019] (15 marks)
$\rightarrow$ IC 8038 is an audio function generator.
$\rightarrow$ This function generator IC is capable of producing sine, square and triangular functions.
$\rightarrow$ IC - 8038 is an advanced monolithic IC designed using thin film resistors and schottky barrier diodes.
$\rightarrow$ It consists of two current sources, two comparators, two buffers, a flip flop and a sine converter.
$\rightarrow$ The pin diagram, block diagram and output waveforms are shown in figure below.

### 5.8.1 Pin Diagram:



Fig 18: Pin diagram

### 5.8.2 Internal Block diagram:



Fig 19: Functional block diagram of Function generator
$\rightarrow$ The triangular wave is generated by alternatively switching the capacitor between two current sources.
$\rightarrow$ This triangle output is applied to comparators 1 and 2 and also to the sine wave converter through a buffer.
$\rightarrow$ Two comparators with their reference voltage are compared with triangular wave and produces $\pm \mathrm{V}_{\text {sat }}$.
$\rightarrow$ This saturation voltage is applied as logic input to a flip-flop which produces the square wave.

### 5.8.3 Output Waveform:



Fig 20: Output waveform
$\rightarrow$ This square wave output is used to control the switching action of an electronic switch. The switch alternatively charges the capacitor and after a predefined time, it discharges the capacitor.
$\rightarrow$ The 8038 pin diagram is a 14 pin DIP (Dual - inline - package). It is also available in plastic or ceramic package. The pin functions are given here.

### 5.8.4 Pin description:

## Pin $1 \&$ Pin 12: Sine wave adjusts:

$\rightarrow$ Useful to achieve a sine wave distortion of less than $1 \%$.

## Pin 2 Sine Wave Output:

$\rightarrow$ Sine wave output is available at this pin. The amplitude of this sine wave is 0.22 Vcc.

$$
\text { Where } \pm 5 \mathrm{~V} \leq \mathrm{Vcc} \leq \pm 15 \mathrm{~V} \text {. }
$$

## Pin 3 Triangular Wave output:

$\rightarrow$ Triangular wave is available at this pin. The amplitude of the triangular wave is 0.33 Vcc .

$$
\text { Where } \pm 5 \mathrm{~V} \leq \mathrm{Vcc} \leq \pm 15 \mathrm{~V} \text {. }
$$

## Pin $4 \&$ Pin 5 Duty cycle / Frequency adjust:

$\rightarrow$ The symmetry of all the output wave forms \& $50 \%$ duty cycle for the square wave output is adjusted by the external resistors.
$\rightarrow$ These external resistors \& capacitors at pin 10 will decide the frequency of the output wave forms.

## Pin $6+$ Vcc:

$\rightarrow$ Positive supply voltage the value of which is between $10 \& 30 \mathrm{~V}$ is applied to this pin.

## Pin 7: FM Bias:

$\rightarrow$ This pin along with pin no 8 is used to TEST the IC 8038.

## Pin 9: Square Wave Output:

$\rightarrow$ A square wave output is available at this pin. It is an open collector output so that this pin can be connected through the load to different power supply voltages.
$\rightarrow$ This arrangement is very useful in making the square wave output.

## Pin 10: Timing Capacitors:

$\rightarrow$ The external capacitor C connected to this pin will decide the output frequency along with the resistors connected to pin $4 \& 5$.

## Pin 11: -VEE or Ground:

$\rightarrow$ If a single polarity supply is to be used then this pin is connected to supply ground \& if ( $\pm$ ) supply voltages are to be used then $(-)$ supply is connected to this pin.

## Pin 13 \& Pin 14: NC (No Connection)

### 5.8.4 Important features of IC 8038:

$\rightarrow$ All the outputs are simultaneously available.
$\rightarrow$ Frequency range: 0.001 Hz to 500 kHz
$\rightarrow$ Low distortion in the output wave forms.
$\rightarrow$ Low frequencies drift due to change in temperature.
$\rightarrow$ Easy to use.

### 5.8.5 Parameters:

## (i) Frequency of the output wave form:

$\rightarrow$ The output frequency dependent on the values of resistors R1 \& R2 along with the external capacitor C connected at pin 10.
$\rightarrow$ If $\mathrm{RA}=\mathrm{RB}=\mathrm{R}$ \& if RC is adjusted for $50 \%$ duty cycle then

$$
\mathrm{f}_{0}=\frac{0.3}{\mathrm{RC}} ; \mathrm{R}_{\mathrm{A}}=\mathrm{R}_{1}, \mathrm{R}_{\mathrm{B}}=\mathrm{R}_{3}, \mathrm{R}_{\mathrm{c}}=\mathrm{R}_{2}
$$

## (ii) Duty cycle / Frequency Adjust: (Pin 4 \& 5):

$\rightarrow$ Duty cycle as well as the frequency of the output wave form can be adjusted by controlling the values of external resistors at pin $4 \& 5$.
$\rightarrow$ The values of resistors RA \& RB connected between Vcc * pin $4 \& 5$ respectively along with the capacitor connected at pin 10 decide the frequency of the wave form.
$\rightarrow$ The values of RA \& RB should be in the range of $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$.

## (iii)FM Bias:

$\rightarrow$ The FM Bias input (pin7) corresponds to the junction of resistors R1 \& R2.
$\rightarrow$ The voltage $\mathrm{V}_{\text {in }}$ is the voltage between $\mathrm{Vcc} \&$ pin8 and it decides the output frequency.
$\rightarrow$ The output frequency is proportional to Vin as given by the following expression For $\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{\mathrm{B}}$ ( $50 \%$ duty cycle) .

$$
\mathrm{f}_{0}=\frac{1.5 \mathrm{~V}_{\text {in }}}{\mathrm{CR}_{\mathrm{A}} \mathrm{~V}_{\mathrm{CC}}} \quad ; \text { where } \mathrm{c} \text { is the timing capacitor }
$$

$\rightarrow$ With pin $7 \& 8$ connected to each other the output frequency is given by

$$
\mathrm{f}_{0}=\frac{0.3}{\mathrm{RC}}
$$

Where $\mathrm{R}=\mathrm{RA}=\mathrm{RB}$ for $50 \%$ duty cycle.
This is because

$$
V_{\mathrm{in}}=\frac{\mathrm{R}_{1}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \mathrm{~V}_{\mathrm{cc}}
$$

## (iv)FM Sweep input (pin 8):

$\rightarrow \quad$ This input should be connected to pin 7, if we want a constant output frequency.
$\rightarrow \quad$ But if the output frequency is supposed to vary, then a variable dc voltage should be applied to this pin.
$\rightarrow \quad$ The voltage between Vcc \& pin 8 is called Vin and it decides the output frequency as,

$$
\mathrm{f}_{0}=\frac{1.5 \mathrm{~V}_{\mathrm{in}}}{\mathrm{CR}_{\mathrm{A}} \mathrm{~V}_{\mathrm{cc}}}
$$

$\rightarrow$ A potentiometer can be connected to this pin to obtain the required variable voltage required to change the output frequency.

## UNIT - V (TWO MARKS) <br> APPLICATION ICs

1. What is a voltage regulator?

A voltage regulator is an electronic circuit that provides a stable dc voltage independent of the load current, temperature, and ac line voltage variations.
2. Give the classification of voltage regulators.

The classification of voltage regulators are,
$>$ Series / Linear regulators
$>$ Switching regulators.
3. What is a linear voltage regulator?
$\rightarrow$ Series or linear regulator uses a power transistor connected in series between the unregulated dc input and the load and it conducts in the linear region.
$\rightarrow$ The output voltage is controlled by the continuous voltage drop taking place across the series pass transistor.
4. What is a switching regulator?
$\rightarrow$ Switching regulators are those which operate the power transistor as a high frequency on/off switch, so that the power transistor does not conduct current continuously.
$\rightarrow$ This give improved efficiency over series regulators.
5. What are the advantages of IC voltage regulators?

The advantages of IC voltage regulators are,
$>$ Low cost
$>$ High reliability
> Reduction in size
$>$ Excellent performance
6. Give some examples of monolithic IC voltage regulators. Or Give the seven output voltage option available in fixed voltage series regulator.[Apr/May 2019]
Some examples of monolithic IC voltage regulators are,
$>78 \mathrm{XX}$ series fixed output, positive voltage regulators ( $5 \mathrm{~V}, 6 \mathrm{~V}, 8 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}, 18 \mathrm{~V}, 24 \mathrm{~V}$ )
$>79 \mathrm{XX}$ series fixed output, negative voltage regulators ( $-5 \mathrm{~V},-6 \mathrm{~V},-8 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V},-18 \mathrm{~V},-24 \mathrm{~V}$ )
$>723$ general purpose regulators.
7. What is the purpose of having input and output capacitors in three terminal IC regulators?
$\rightarrow$ A capacitor connected between the input terminal and ground cancels the inductive effects due to long distribution leads.
$\rightarrow$ The output capacitor improves the transient response.
8. Define line regulation. [Nov/Dec 2013][Nov/Dec 2014][Nov/Dec 2015]
$\rightarrow$ Line regulation is defined as the percentage change in the output voltage for a change in the input voltage.
$\rightarrow$ It is expressed in milli volts or as a percentage of the output voltage.
9. Define load regulation. Or Define load cell. [Nov/Dec 2014] [Nov/Dec 2015] [Apr/May 2019]
$\rightarrow$ Load regulation is defined as the change in output voltage for a change in load current.
$\rightarrow$ It is expressed in mill volts or as a percentage of the output voltage.
10. What are the different protection circuits used inside the monolithic IC regulator? [Nov/Dec 2014]
$\rightarrow$ Short-circuit protection
$\rightarrow$ Thermal overload protection / thermal shut down
$\rightarrow$ Current limiting and current sensing
$\rightarrow$ Ripple rejection

## 11. What is meant by current limiting?

Current limiting refers to the ability of a regulator to prevent the load current from increasing above a preset value.

## 12. Define duty cycle of a periodic pulse waveform. [May/June 2013]

Duty cycle is the ratio of ON period (time) of pulse to total time period (ON and OFF period) of pulse. Duty cycle is often represented in percentage. It is given as

$$
\text { Duty cycle }=\frac{T_{\text {ON }}}{T_{\text {TOTAL }}}=\frac{T_{\text {ON }}}{T_{\text {ON }}+T_{\text {OFF }}} \times 100 \%
$$

13. What are the limitations of IC723 general purpose regulator? [Nov/Dec 2012]
$\rightarrow$ Poor efficiency compared to SMPS
$\rightarrow$ Spends more time on high dissipation transitions.
$\rightarrow$ Larger transformer size and weight
$\rightarrow$ Floating load must be used to get output greater than 37V.

## 14. List the types of multivibrators. [May/June 2014]

$>$ Astable multi vibrator
$>$ Mono stable multi vibrator
> Bi stable multi vibrator
15. Give the drawbacks of linear regulators.

The drawbacks of linear regulators are,
$\rightarrow$ The input step down transformer is bulky and expensive because of low line frequency.
$\rightarrow$ Because of low line frequency, large values of filter capacitors are required to decrease the ripple.
$\rightarrow$ Efficiency is reduced due to the continuous power dissipation by the transistor as it operates in the linear region.
16. What is the advantage of switching regulators?
$\rightarrow$ Greater efficiency is achieved as the power transistor is made to operate as low impedance switch.
$\rightarrow$ Power transmitted across the transistor is in discrete pulses rather than as a steady current flow.
$\rightarrow$ By using suitable switching loss reduction technique, the switching frequency can be increased so as to reduce the size and weight of the inductors and capacitors.
17. What is an Opto-coupler IC? [May/June 2014, 2018][May/June 2012][April/May 2011]
$\rightarrow$ Opto-coupler IC is a combined package of a photo-emitting device and a photo-sensing device.
$\rightarrow$ It has LED on the input side and photo diode on the output side.
$\rightarrow$ It is used to couple input and output devices that are electrically isolated and optically coupled.

## 18. What are the types of Opto couplers?

The types of Opto couplers are,
$>$ LED and a photo diode,
$>$ LED and photo transistor,
$>$ LED and Darlington.

## 19. Give two examples of IC Opto-couplers?

Examples for Opto-coupler IC are,
$\rightarrow$ MCT 2 F
$\rightarrow$ MCT 2E

## 20. Mention the advantages of Opto-couplers.

The advantages of Opto-couplers are,
$\rightarrow$ Better isolation between the two stages.
$\rightarrow$ Impedance problem between the stages is eliminated.
$\rightarrow$ Wide frequency response.
$\rightarrow$ Easily interfaced with digital circuit.
$\rightarrow$ Compact and light weight.
$\rightarrow$ Problems such as noise, transients, contact bounce, are eliminated.
21. List the characteristics of Opto-coupler. [April/May 2008] [Nov 2017]
$\rightarrow$ Collector-emitter voltage
$\rightarrow$ Forward current and voltage
$\rightarrow$ Collector dark current
$\rightarrow$ Response time and bandwidth
$\rightarrow$ Current-transfer ratio (CTR)
22. What is an isolation amplifier?

An isolation amplifier is an amplifier that offers electrical isolation between its input and output terminals.
23. What are the features of isolation amplifier?

The features of isolation amplifier are,
$\rightarrow$ Easy to use
$\rightarrow$ Ultra low leakage
$\rightarrow 18$ pin DIP package
24. Define SMPS. [Nov/Dec 2009] [May/June 2013][Nov/Dec 2016]
$\rightarrow$ SMPS is switched mode power supply.
$\rightarrow$ This power supply uses switching regulator with pass transistor acting as a control switch and is either operated at cutoff or saturation state.
$\rightarrow$ This type of regulator switch reduces power dissipation and acts as low impedance switch as compared to linear voltage regulators.
25. What is LM380?
$\rightarrow$ LM380 is a power amplifier produced by national semiconductor.
$\rightarrow$ It is capable of delivering 2.5 W min, to 8 ohm load.
26. What are the three different waveforms generated by IC 8038? [Apr/May 2010]

The three waveforms are
$\rightarrow$ Square wave
$\rightarrow$ Triangle wave
$\rightarrow$ Sine wave
27. Draw the internal circuit diagram of audio power amplifier. [April/May 2010]

28. What are the features of MA78s 40 ?

The features of MA78s40 are,
$\rightarrow$ Step up, step down or inverting operation.
$\rightarrow$ Operation from 2.5 to 40 V .
$\rightarrow 80 \mathrm{Db}$ line and load regulation.
30.Comparison between variable voltage regulator and switching regulator. [May 2017]

| Variable Voltage Regulator | Switching Regulator |
| :--- | :--- |
| Simple circuit configuration | More external parts required |
| Few external parts | Complicated design |
| Relatively poor efficiency | High efficiency |
| Considerable heat generation | Low heat generation |
|  |  |

## 31. How the frequency of triangular wave was can be obtained by IC 8038? [May 2017]

The ICL8038 is a function generator chip, capable of generating triangular, square, sine, pulse and saw tooth waveforms. The circuit here is designed to produce waveforms from 20 Hz to 20 kHz . The ICL 8038 has to be operated from a dual power supply.

## 32. What is the main function of voltage regulator?

The main function of voltage regulator is to provide a stable DC voltage for processing other electronic circuits.
33. What are the four main parts of voltage regulator?
$>$ Reference voltage circuit
> Error amplifier
$>$ Series pass transistor
$>$ Feedback network

## 34. What is current limiting ability?

Current limiting ability refers to the ability of the regulator to prevent the load current from increasing above a preset value.

## 35. What are limitations of a linear mode or series regulator?

$\rightarrow$ The input step down transformer is bulky and most expensive.
$\rightarrow$ Since it operates at low line frequency, large values of filter are used.
$\rightarrow$ Effectiveness is less.
$\rightarrow$ More power is dissipated in the series pass transistors.

## 36. Define ripple rejection with respect $\mathbf{t}$ voltage regulators.

Ripple rejection is a measure of regulator's ability to reject ripple voltage and it is expressed in DB.
$R^{\prime}=20 \log R R=20 \log \operatorname{Vr}($ out $) / \operatorname{Vr}($ in $) D B$.

## 37. What is a switching regulator?

Regulator which operates the transistor as a high frequency ON/OFF switch, so that the power transistor does not conduct current continuously is called switching regulator or switching mode regulator.

## 38. What are function generator?

Function generator is circuits used to provide basic waveforms with minimum number of external components. They are also called as waveform generators.
39. What are the basic configurations of switching regulators?
> Step- down or buck switching regulator
$>$ Step-up or boost switching regulator
$>$ Inverting type switching regulator
40. Why do switching regulator have better efficiency than series regulator?

Power transistor in a switching regulator does not conduct current continuously.
41. List the advantages of switching regulator.
$>$ Very high value of resistors can be simulated.
$>$ Low system cost.
$>$ High accuracy
$>$ Excellent temperature stability
> Complete active filters can be easily obtained.
42. List the important features of IC $\mathbf{7 2 3}$ regulator.
$>$ Input voltage 40 V max.
$>$ Output voltage adjustable from 2 V to 37 V .
$>$ Small size, lower cost.
$>$ It has good line and load regulation.
$>$ Input and output short circuit protection is provided.
43. Give the classification of regulators.
$>$ Linear regulator
$>$ Switching regulator
44. What are the limitations of linear voltage regulator?
> Low efficiency
$>$ Large values of capacitors are required.
> It requires a bulky and expensive step- down transformer at the input.
45. Name the important performance parameters of 3 terminal IC regulators. Nov/Dec 2019
> Line regulation
$>$ Load regulation
> Ripple Rejection Ratio (RRR)
46. Draw the PIN diagram of IC 723 regulator. Nov/Dec 2019


